ARMmbed
/
mbed-os
mirror of https://github.com/ARMmbed/mbed-os.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
14,815 Commits
52 Branches
336 Tags
624 MiB
Commit Graph

2548 Commits (mbed-os-5.8.0-rc2)

Author SHA1 Message Date
bcostm 96dc537e10 BL NUCLEO_F746ZG: enable bootloader 2018-01-22 11:11:27 +01:00
bcostm 728e89dd03 BL STM32746xG: Update scatter/link files 2018-01-22 11:11:27 +01:00
ccli8 160f75d536 [NUC472/M487] Fix warning in crypto 2018-01-22 10:51:12 +08:00
Cruz Monrreal 47a128a5e5
Merge pull request #5882 from ashok-rao/br-MTB_Dragonfly 
Add MTB MTS_Dragonfly as a new target.
 2018-01-19 13:58:03 -06:00
TomoYamanaka 1469fcde41 RZ_A1LU: cmsis nvic include fix 
To get cmsis nvic definitions, I added the process that include "cmsis_nvic.h" in cmsis.h.
Relation PR is #5890.
 2018-01-20 00:29:09 +09:00
Martin Kojtal 5554ab28b3 RZ_A1H: cmsis nvic include fix 
To get cmsis nvic definitions, this header file should be included
in cmsis.h file.

Fixes #5886
 2018-01-19 13:49:25 +00:00
TomoYamanaka e8378effc8 Modify the arrangement of "{" that shows the function start 
Regarding "{" that show the function start, I modified the the arrangement from right of function to new line.
 2018-01-19 18:46:20 +09:00
TomoYamanaka 4bc79b0ecf Add license header on top in reserved_pins.h 
I modified the lack of license header in the below header files.
- targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/TARGET_MBED_MBRZA1H/reserved_pins.h
- targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/TARGET_MBED_MBRZA1LU/reserved_pins.h
 2018-01-19 18:39:37 +09:00
Cruz Monrreal 1a3dae763c
Merge pull request #5858 from yangkunming99/relocate-image-header 
RTL8195AM - move region headers to 0xb000 and 0xc000
 2018-01-18 11:32:49 -06:00
Ashok Rao 9ee69854ff Adding MTB MTS_Dragonfly as a new target 2018-01-18 17:08:59 +00:00
ccli8 f61d9d48c8 [NUC472/M453/M487/NANO130] Add gpio_is_connected 2018-01-18 17:33:03 +08:00
Martin Kojtal c24eb5b092
Merge pull request #5862 from jeromecoutant/PR_LPT_ISSUE 
STM32 LPT optimisation
 2018-01-18 08:41:55 +00:00
Cruz Monrreal 635a82495c
Merge pull request #5834 from bcostm/PULL_REQUEST_CUBE_UPDATE_L4_V1.11.0 
STM32L4: Update ST Cube HAL to V1.11.0
 2018-01-16 16:36:37 -06:00
Cruz Monrreal bf139eb4df
Merge pull request #5791 from bcostm/fx_can_filter 
STM32 CAN: fix wrong ID and MASK filter
 2018-01-16 16:21:21 -06:00
Cruz Monrreal f01fbde3c5
Merge pull request #5795 from jeromecoutant/PR_USER_DEFINED_STDIO 
STM32 STDIO pins number are now configurable
 2018-01-16 16:15:17 -06:00
Cruz Monrreal 3cb9728ae7
Merge pull request #5854 from SiliconLabs/bugfix/rtc_overflow 
Fix for Silicon Labs RTC
 2018-01-16 16:07:43 -06:00
Cruz Monrreal 728f76d63e
Merge pull request #5855 from SiliconLabs/feature/new/allow_dcdc_override 
Allow overriding of DCDC settings per target
 2018-01-16 15:45:59 -06:00
Cruz Monrreal 671c2d7e90
Merge pull request #5346 from scartmell-arm/feature-hal-spec-critical-section 
Add Critical Section HAL API specification
 2018-01-16 12:49:38 -06:00
jeromecoutant 9fb865ae57 STM32 LPT optimisation 2018-01-16 15:16:13 +01:00
chrisyang c9fc52166a rtl8195am - reorder some defines properly in ota header file 2018-01-16 13:52:16 +08:00
TomoYamanaka ae1eaa985f Support TRNG function for GR-LYCHEE 
I supported the TRNG function when target is GR-LYCHEE.
GR-LYCHEE generates TRNG by acquiring the random number of Wifi module(ESP32) incorporated in it using I2C.
 2018-01-16 13:45:15 +09:00
TomoYamanaka aa5da2cd2e Add the definition for GR-LYCHEE in mbed_rtx.h 
In mbed_rtx.h file, I added the definition for GR-LYCHEE to use the "Dynamic Heap" processing when the target is GR_LYCHEE.
 2018-01-16 13:39:44 +09:00
TomoYamanaka 776b27cefb Add startup processing having CMSIS5/RTX5 been available on GR-LYCHEE 
For supporting to CMSIS5/RTX5, I added the start-up processing of 3 toolchains (ARMCC, GCC_ARM, IAR) and the register definition of RZ/A1LU specific.
In addition, I added the linker script files to implement the dynamic HEAP the same as GR-PEACH(RZ/A1H).
 2018-01-16 13:34:35 +09:00
TomoYamanaka 47acc9e551 Add GR_LYCHEE as a new target board in terget.json, build_travis.py and tests.py 
I added GR-LYCHEE's configuration in targets.json file. Also, I added GR_LYCHEE as a Renesas new target board in build_travis.py and tests.py.
 2018-01-16 13:25:17 +09:00
Steven Cooreman 5d6c5dd81d Fix for #5840 
This commit fixes #5840. Fix verified by running mbed_hal-lp_ticker test suite with preloaded RTC counter such that it wrapped in the middle of the suite.
Also removes explicit sleep blocking from the us_ticker implementation, since sleep blocking for us tickers is done at mbed HAL level now. This was causing one of the lp_ticker tests to fail.
 2018-01-15 21:21:53 +01:00
Steven Cooreman 18c973f132 Allow overriding of DCDC settings per target 
Allow custom targets to override the DCDC settings by defining EMU_DCDCINIT_STK_DEFAULT to target-specific initialization values.
 2018-01-15 16:36:23 +01:00
Martin Kojtal 670077624d
Merge pull request #5749 from jeromecoutant/PR_LPT_LPTIM 
STM32 LOWPOWERTIMER : introduce LPTIM feature
 2018-01-15 15:25:54 +00:00
Martin Kojtal 2c6403e67f
Merge pull request #5787 from bcostm/dev_flash_f2 
STM32: Add support of Flash API for STM32F2 devices
 2018-01-15 15:24:13 +00:00
Martin Kojtal 2d83463f9c
Merge pull request #5813 from TomoYamanaka/master 
Revise the structure in RZ_A1 related directory
 2018-01-15 15:23:52 +00:00
Martin Kojtal debca1f87c
Merge pull request #5824 from jeromecoutant/DEV_DISCO_F407 
DISCO_F407VG : alignment with other STM32
 2018-01-15 15:22:52 +00:00
chrisyang a1b4b8f10a rtl8195am - move region headers to 0xb000 and 0xc000 
The new layout is as follows:

0x000000 - 0x008000  => bootloader
0x008000 - 0x00b000  => system sectors
0x00b000 - 0x00c000  => region1 header
0x00c000 - 0x00d000  => region2 header
0x00d000 - 0x010000  => reserved
0x010000 - 0x040000  => mbed file system
0x040000 - 0x120000  => region1 image
0x120000 - 0x200000  => region2 image

This is to ensure when daplink erases sections, both regions' headers
are erased properly.
 2018-01-15 15:08:13 +08:00
adustm 5104f2d1cc Improve SRAM use for IAR toolchain 
Use the entire SRAM2 with NVIC buffer + stack
  Increase HEAP size to 0x10000 in SRAM1
  Increase the available SRAM1 by 0x2000
 2018-01-12 15:49:27 +01:00
Ashok Rao ec719bc2d9 Adding MTB ublox NINA-B1 as a new target 2018-01-12 13:08:27 +00:00
bcostm d50c329c68 Use legacy CAN api 2018-01-12 11:17:29 +01:00
bcostm 06f097884c Update stm32l4xxxx.h files 2018-01-12 11:11:32 +01:00
bcostm a4f9012a0a Update stm32l4xx.h files 2018-01-12 11:11:31 +01:00
bcostm dda34ea206 Update system_stm32l4xx.c with latest version 2018-01-12 11:11:31 +01:00
bcostm 43a31557dc Remove release notes file 2018-01-12 11:11:31 +01:00
bcostm 0448d64f62 Add more comments 2018-01-12 11:11:31 +01:00
bcostm 84577f9634 L4 ST CUBE V1.11.0 
Update to STM32CubeL4 V1.11.0

Conflicts solved:
	targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L433xC/device/stm32l433xx.h
	targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L486xG/device/stm32l4xx.h
	targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L496xG/device/stm32l496xx.h
	targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L496xG/device/stm32l4xx.h
	targets/TARGET_STM/TARGET_STM32L4/device/stm32l4xx_hal_conf.h
	targets/TARGET_STM/TARGET_STM32L4/device/stm32l4xx_hal_def.h
	targets/TARGET_STM/TARGET_STM32L4/device/stm32l4xx_hal_i2c.c
	targets/TARGET_STM/TARGET_STM32L4/device/stm32l4xx_hal_spi.h
 2018-01-12 11:11:31 +01:00
TomoYamanaka 3fddcc18da Add "RZ_A1XX" label for commonizing in targets.json 
I added the "RZ_A1XX" label for commonizing the setting in targets.json, and inherited in both RZ_A1H and VK_RZ_A1H.
 2018-01-12 17:35:53 +09:00
TomoYamanaka b92f75ad3c Modify the lack of copyright to header files 
I modified the lack of copyright in the below header files that I added for commonizing the RZ_A1 related files.
- targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/mbed_drv_cfg.h
- targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_VK_RZ_A1H/mbed_drv_cfg.h
 2018-01-12 14:18:54 +09:00
Cruz Monrreal b32828bc37
Merge pull request #5739 from pan-/nordic-new-client 
BLE: Nordic pal client implementation
 2018-01-11 10:26:47 -06:00
Cruz Monrreal 2c5fedc0b2
Merge pull request #5792 from jeromecoutant/PULL_REQUEST_CUBE_UPDATE_F0_V1.9.0 
STM32F0 : ST CUBE version update to V1.9.0
 2018-01-11 10:24:28 -06:00
Vincent Coubard 31053273c2 Nordic BLE: Fix stack event size 
Read By group type response can return 4 descriptor discovered when the remote server have 4 descriptors with a 16 bit UUID. The handle, UUID pair get stored in a ble_gattc_desc_t that is 20 bytes long.

This PR increase buffer size to handle this use case.
 2018-01-10 17:04:35 +00:00
jeromecoutant 0eede79e2b DISCO_F407VG : alignment with other STM32 
- clock source is now a user choice
- IAR tool chain is available
 2018-01-10 15:01:29 +01:00
Steven Cartmell 643c8926d5 Remove counter from nordic critical HAL implementation 
hal_critical_section_enter() is safe to call multiple times, however
hal_critical_section_exit() is only called on the last exit from a
critical section. This will cause a mismatch in the counter and the
interrupt state will never be restored if the critical section is
nested. Change this to a bool so that the interrupt save state is
tracked for hal_in_critical_section() to work correctly.
 2018-01-09 15:35:12 +00:00
jeromecoutant a816e93e9a STM32 LOWPOWERTIMER : introduce LPTIM feature 
STM32L0, L4, F7 and few F4 chip are supporting LPTIM feature.
We propose to allow user to use LPTIM for MBED LowPowerTimer API instead of using RTC wakeup timers.

By default, all targets that are supporting this feature have been configured.
 2018-01-09 14:10:14 +01:00
Steven Cartmell 061795c489 Move in_critical_section implementation into the HAL 
- Add function to HAL hal_in_critical_section()
- Wrap assert in FEATURE_UVISOR macro
 2018-01-09 10:41:29 +00:00
TomoYamanaka 1b303ab5d6 Change the values of RZ_A1 related "extra_labels" in targets.json 
As a result of revision of folder structure, I changed the values of "extra_labels" of RZ_A1-related in targets.json.
 2018-01-09 18:25:12 +09:00
TomoYamanaka 8b7e2abdb7 Commonalize the files in "targets/TARGET_RENESAS/TARGET_RZ_A1XX" directory 
I made be available in common whatever the board related to RZ_A1 in the below files.
- Since there are the table code of Pinmap differs for each board, I moved the code to "PeripheralPins" file for each board, and changed to include PeripheralPins.h.
  analogin_api.c, can_api.c, gpio_irq_api.c, i2c_api.c, pinmap.c, port_api.c, pwmout_api.c, serial_api.c, spi_api.c and us_ticker.c

- Since there are some board-specific processes, I enclosed the processes with "#ifdef" and rearranged the functions to make be easier to enclose.
  can_api.c, ethernet_api.c and serial_api.c

- Since there are the driver configuration values differs for each board, I added "mbed_drv_cfg.h" file for each board and defined macros for the values, and changed to refer to the macros.
  can_api.c, gpio_api.c, pwmout_api.c and rtc_api.c
 2018-01-09 18:20:50 +09:00
TomoYamanaka 6f851a820c Revise the folder structure in "targets/TARGET_RENESAS" directory 
In "targets/TARGET_RENESAS" folders, same as Cortex-M targets, I changed the folder structure to combine files that can be shared as RZ/A1 related.
 And I renamed the folder name to "TARGET_RZ_A1XX" in order to make commonality explicit.
- "targets/TARGET_RENESAS" folder
  <before>
  \targets\TARGET_RENESAS\TARGET_RZ_A1H
  \targets\TARGET_RENESAS\TARGET_VK_RZ_A1H
  <after>
  \targets\TARGET_RENESAS\TARGET_RZ_A1XX
 2018-01-09 17:39:22 +09:00
ccli8 a68750473c [M487] Support ECP H/W accelerator 2018-01-09 16:20:41 +08:00
Ashok Rao c138dedf73 Adding MTB MXChip EMW3166 as a new target 2018-01-08 21:07:38 +00:00
Jimmy Brisson a5f1426a44
Merge pull request #5794 from prashantrar/realtek-pr-online-compile 
Commit to fix the Online compiler issue for ARM mbed-os on REALTEK_RT…
 2018-01-08 10:38:43 -06:00
Jimmy Brisson 24b0387500
Merge pull request #5747 from jeromecoutant/PR_RTC_SLEEP 
STM32 : Fix issue to exit deepsleep when RTC has not been initialized
 2018-01-08 10:37:06 -06:00
Jimmy Brisson cef1cc26d8
Merge pull request #5651 from gorazdko/ff_lpc546xx-add-ethernet 
ff_lpc546xx: add enet, change led1 and led3 pins
 2018-01-08 10:35:56 -06:00
Jimmy Brisson 737f75a68f
Merge pull request #5608 from productize/nucleo-f413zh 
NUCLEO_F413ZH: Add support for the NUCLEO-F413ZH board
 2018-01-08 10:35:27 -06:00
jeromecoutant 9c6e7c0fa0 STM32F4: STDIO_UART_TX and STDIO_UART_RX can be now user defined 
NB for UBLOX targets: usb_rx and usb_tx config name are still available
in order to not break current applications.
 2018-01-08 11:42:46 +01:00
jeromecoutant 59b4b228c4 STM32L4: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:12:35 +01:00
jeromecoutant 7fa733e236 STM32L1: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:12:24 +01:00
jeromecoutant 06e9fb6c9b STM32L0: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:12:17 +01:00
jeromecoutant 93b34070ed STM32F7: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:12:10 +01:00
jeromecoutant a7bddff5cc STM32F3: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:12:04 +01:00
jeromecoutant 785862e69e STM32F2: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:11:57 +01:00
jeromecoutant f97d84654e STM32F1: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:11:51 +01:00
jeromecoutant 88678315f1 STM32F0: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:11:43 +01:00
Prashant Ravi 62667a4732 Fixing changes as requested 2018-01-08 10:49:46 +08:00
Prashant Ravi f71de8a0d7 Commit to fix the Online compiler issue for ARM mbed-os on REALTEK_RTL8195AM 2018-01-06 00:00:50 +08:00
Steven Cartmell e14bee5209 Fix potential race condition in critical section HAL API 
Call underlying HAL implementation to enter critical section/disable interrupts
before incrementing the global critical section counter.

Modify HAL implementations to track first entrances to the critical section and
only update the saved state on first enter.
 2018-01-05 14:55:58 +00:00
Steven Cartmell 3c9ae7bf1c NRF51_DK: Add Critical Section HAL implementation 2018-01-05 14:55:57 +00:00
jeromecoutant e4169b7a9e STM32: update init procedure 
- STDIO_UART define is no more used
- configuring a new serial with the same UART as STDIO is no more allowed
 2018-01-05 15:16:38 +01:00
jeromecoutant 9f4bec2f2e STM32F0 : ST CUBE version update to V1.9.0 
- Previous ST Cube version: V1.7.0
- CMSIS part update from 2.3.1 to 2.3.3
- HAL part update from 1.5.0 to 1.7.0
 2018-01-05 14:46:33 +01:00
bcostm d96e76e7bd STM32 CAN: fix wrong ID and MASK filter 2018-01-05 10:11:17 +01:00
ccli8 67386b9ebd [NUC472/M487] Fix DMA input/output buffers are overlapped in AES alter. 2018-01-05 09:18:26 +08:00
ccli8 d96bcda606 [NUC472/M487] Fix indefinite loop in SHA alter. 2018-01-05 09:18:25 +08:00
ccli8 a00f8d0e8b [NUC472/M487] Guard from reordering DMA wait and post-wait for crypto modules 2018-01-05 09:18:25 +08:00
ccli8 3a8c1aa687 [NUC472/M487] Use interrupt signal rather than polling to check operation completion in DES alter. 
This is to be consistent with PRNG/AES.
 2018-01-05 09:18:24 +08:00
ccli8 0c1098483f [NUC472/M487] Refine flow control code between crypto start and crypto ISR 2018-01-05 09:18:24 +08:00
ccli8 e1fbf0f6a7 [NUC472/M487] Add comment for crypto_zeroize 2018-01-05 09:18:24 +08:00
ccli8 9edda18b0f [NUC472] Update BSP crypto driver 2018-01-05 09:18:23 +08:00
ccli8 a0a8a955a9 [NUC472/M487] Strengthen crypto DMA buffer check 
1. Catch incompatible buffer range, where buffer base = 0xffffff00 and buffer size = 0x100.
2. Add buffer size alignment check.
 2018-01-05 09:18:21 +08:00
ccli8 b0228d020d [NUC472/M487] Fix compile error as mbedtls is not included 
Currently, trng_api.c is located in targets/ and AES/DES/SHA alter. are located in mbedtls/.
They have shared crypto code.
If they could locate at same location e.g. mbedtls/, the shared crypto code placement would be more reasonable.
 2018-01-05 09:18:20 +08:00
ccli8 6464649c41 [NUC472/M487] Coordinate crypto interrupt handler among AES/PRNG 2018-01-05 09:18:20 +08:00
ccli8 d66074fecc [NUC472/M487] Coordinate crypto init among AES/DES/SHA/PRNG 
Add counter to track crypto init among crypto sub-modules. It includes:
1. Enable crypto clock
2. Enable crypto interrupt

As counter gets zero, crypto clock is disabled to save power.
 2018-01-05 09:18:18 +08:00
Jimmy Brisson af9e07357a
Merge pull request #5740 from ashok-rao/master 
Adding MTB ublox ODIN W2 as a new target.
 2018-01-04 10:05:02 -06:00
Jimmy Brisson 7bdbdbe1eb
Merge pull request #5703 from dave-wu/cog-adc-fix 
AD: Fix ADC driver
 2018-01-04 10:02:32 -06:00
Jimmy Brisson 324e53b770
Merge pull request #5697 from bcostm/dev_flash_f3 
STM32: Add support of Flash API for STM32F3 devices
 2018-01-04 10:00:41 -06:00
Jimmy Brisson e9c76bb85e
Merge pull request #5606 from nvlsianpu/bugfix/nrf52840_tickless 
Enable tickless on nRF52840
 2018-01-04 09:53:48 -06:00
Jimmy Brisson b2495c7a8d
Merge pull request #5595 from nvlsianpu/bugfix/nordic_critical_section 
fix nordic critical section
 2018-01-04 09:52:32 -06:00
Jimmy Brisson 62a7ecddd3
Merge pull request #5570 from jeromecoutant/PR_STDIO 
STM32 UART init update
 2018-01-04 09:50:18 -06:00
Jimmy Brisson 432e5bf436
Merge pull request #5253 from amq/patch-3 
Add missing device_name for targets with bootloader
 2018-01-04 09:47:41 -06:00
bcostm 058f011254 STM32F1: Remove flash functions doc 2018-01-04 15:43:54 +00:00
bcostm ca24ee4cd7 STM32F0: Remove flash functions doc 2018-01-04 15:43:54 +00:00
bcostm a47f9b3480 STM32F0: Add Flash API support 2018-01-04 15:43:54 +00:00
bcostm 6f5d8ff92e STM32F1: Add Flash API support 2018-01-04 15:43:54 +00:00
bcostm 0d3e189545 STM32F2: Remove flash functions doc 2018-01-03 15:26:10 +01:00
bcostm c86f1efd9c STM32F2: Add Flash API support 2018-01-03 15:26:10 +01:00
Andrzej Puzdrowski ae41c7db17 Implementation of critical section primitives 
which can be called from diferent contexts.

Orginal nordic critical primitives must been called in pairs
from exacly the same function. As mbed hal call it in separate
methods, so they are not suitable here.
 2018-01-03 11:39:15 +01:00
bcostm 8203a8ddf5 STM32F3: Remove flash functions doc + typos 2018-01-02 14:28:09 +01:00
bcostm 563338ad58 STM32F3: reset PGERR flash flag 2018-01-02 14:28:09 +01:00
bcostm b5324cae32 STM32F3: flash_api typos 2018-01-02 14:28:09 +01:00
bcostm 92394e4f13 STM32F303xE: add FLASH support in targets.json 2018-01-02 14:28:09 +01:00
bcostm 0d09f6d788 STM32F3: add Flash api 2018-01-02 14:28:09 +01:00
Martin Kojtal a8fc394942 VK RZ A1H: remove target from mbed 2 release 
As it does not share the codebase with RZ A1H, it needs to be disabled until
bring it up to date with the latest changes to cmsis. There are changes
regarding caches, mmu and others
 2018-01-02 11:51:04 +00:00
Martin Kojtal fed5dd1170 VK RZ A1H: fix errors from the latest cmsis updates 
Use mbed critical section
 2018-01-02 11:48:56 +00:00
gorazd 676e56d6fe ff_lpc546xx: change led1 and led3 and p26 pins 2018-01-01 15:55:25 +01:00
gorazd f6283f5b03 ff_lpc546xx: add enet 
fsl_phy.c/.h move to ../drivers to reuse it
lwip: add hardware_init.c
 2018-01-01 15:55:24 +01:00
Martin Kojtal 3247a96588 renesas: os tick only for rtos 
As this is os tick implementation for rtos, it should not be compilied if rtos
not present (mbed 2)
 2017-12-31 17:21:02 +01:00
Anna Bridge 20ad454f2b
Merge pull request #5613 from andreaslarssonublox/ublox_init_odin_evk_leds 
Added init for ODIN EVK LEDs to be off by default
 2017-12-29 14:30:50 +00:00
Adam Heinrich da81229186 NUCLEO_F413ZH: Add support for the NUCLEO-F413ZH board 
Merged from the existing TARGET_DISCO_F413ZH code (which has the same MCU)
and TARGET_NUCLEO_F412ZG code (which has the same Nucleo-144 board and
pinout).
 2017-12-29 15:30:10 +01:00
Anna Bridge a4d1dee25e
Merge pull request #5617 from bcostm/usbhost_clean-up 
STM32: USBHost clean-up
 2017-12-29 10:48:03 +00:00
Cruz Monrreal II 3ebc99fe35
Merge pull request #5681 from slashdevteam/mk24bootloader 
Adding bootloader support to MK24F1 target
 2017-12-28 20:34:27 +00:00
Cruz Monrreal II 2b718feba3
Merge pull request #5628 from TomoYamanaka/master 
Reregistration GR-PEACH as mbed support board
 2017-12-28 20:20:31 +00:00
Cruz Monrreal II 10076bd0f6
Merge pull request #5691 from dlfryar/nrf52_linker 
Nordic add app_start config system support for NRF52840 for bootloader
 2017-12-28 18:29:00 +00:00
Martin Kojtal dd5bd73a88
Merge pull request #5720 from kjbracey-arm/STM32F7_DMB 
Add memory barriers to STM32F7xx Ethernet
 2017-12-22 11:07:46 +00:00
Ashok Rao e324d16fab Fixing indentation 2017-12-21 15:38:58 +00:00
jeromecoutant 8c662132f4 STM32 : issue to exit deepsleep when RTC has not been initialized 2017-12-21 10:50:47 +01:00
TomoYamanaka 8f42cf7ef5 Revert "Remove Cortex-A mbed OS 5 support" 
I changed the python and json files to re-registering GR-PEACH to Mbed OS 5.
 2017-12-21 14:09:24 +09:00
TomoYamanaka 1bb2ca68ea Supplement the lack of "extended RTC" in RZ_A1H/rtc_api.c 
Although the extened RTC is supported by #5363 commit ("Add support and tests for extended RTC"), it seems that the changes was overlooked in RZ_A1H_api.c.
So I added the changes with reference to other rtc_api.c.
 2017-12-21 14:09:24 +09:00
TomoYamanaka f526f19661 Change the way of enter/exit of critical section of code 
I changed disable_irq() / enable_irq() to core_util_critical_section_enter() / core_util_critical_section_exit() by utilizing "mbed_critical" function in the below drivers.
- serial_api.c
- us_ticker.c
 2017-12-21 14:09:24 +09:00
TomoYamanaka 904fdaea7a Add the lacked definitions to mbed_rtx.h 
I added the below definitions for working "Dynamic Stack" and "Dynamic heap" on Mbed OS by referencing with the codes of Cortex-M target board.
"ISR_STACK_START", "ISR_STACK_SIZE", "INITIAL_SP", "HEAP_START" and "HEAP_SIZE"
 2017-12-21 14:09:24 +09:00
TomoYamanaka 2d11d6ef77 Add GIC_SetConfigration function to satisfy Cortex-A interrupt spec 
By updating to the codes of CMSIS5/RTX5, GIC_SetConfigration() function was added for Cortex-A, this function is set the interrupt configuration using GIC's ICFGR register. Therefore, I added this function to satisfy Cortex-A interrupt spec in the below files.
"can_api.c", "ethernet_api.c", "gpio_irq_api.c", "i2c_api.c", "spi_api.c" and "us_ticker.c"
 2017-12-21 14:09:24 +09:00
TomoYamanaka 15e91c1579 Revise startup processing having CMSIS5/RTX5 been available on GR-PEACH 
For supporting tp CMSIS5/RTX5, I changed the start-up processing of 3 toolchains(ARMCC, GCC_ARM, IAR) and updated the register definition of PEACH specific.
In addition,
I changed the linker script files to implement the dynamic HEAP the same as Cortex-M targets.Since GR-PEACH's HEAP was a fixed area, I changed the label name(ZI_DATA to RW_IRAM1) and replaced the allocation of STACK/HEAP.
 2017-12-21 14:09:24 +09:00
Dave Wu fc481049f8 Cleared data structures in analogin_init(); 
Set buffer for 1 sample in analogin_read_u16. Before it assumes the
buffer is set outside by the higher layer. Now it's temporarily
located on the stack since only the ADC value is returned.
 2017-12-21 09:59:13 +11:00
Ashok Rao dc3c7fc11e Adding MTB ublox ODIN W2 2017-12-20 18:52:04 +00:00
Martin Kojtal 9ebefcd63d
Merge pull request #5470 from ashok-rao/master 
Add device_name for TB_SENSE_12.
 2017-12-20 14:54:48 +00:00
Martin Kojtal 13dbb67891
Merge pull request #5649 from Archcady/realtek-PR-master 
Fix greentea test mbed-os-tests-netsocket-connectivity
 2017-12-20 14:43:37 +00:00
Martin Kojtal 806b762473
Merge pull request #5677 from u-blox/c030_bq24295_voltage_fix 
C030 Battery Charger Voltage Fix
 2017-12-20 14:42:18 +00:00
Dexter Fryar 30e1e0a349 Add app_start config system support for NRF52840 for bootloader 2017-12-20 08:25:14 -06:00
Kevin Bracey 05e2ae7a70 Add memory barriers to STM32F7xx Ethernet 
Pending official update from STM, add memory barriers to the Ethernet
HAL code for the STM32F7xx family.

Cortex-M7 has a merging write buffer that is not automatically flushed
by accesses to devices, so without these DMBs, we sometimes lose synch
with the transmitter.

The DMBs are architecturally needed in every version of this HAL, but
adding just to the STM32F7 version for now to clear test, as the
problem has only been observed on Cortex-M7-based devices.

Fixes #5622.
 2017-12-20 15:05:29 +02:00
jeromecoutant 8bc92bdd22 STM32F4 : compilation issue 
Issue comes only when ST HAL macro USE_FULL_ASSERT is enabled
 2017-12-13 13:57:26 +01:00
jeromecoutant 4637279f51 STM32L4 : compilation issue 
Issue comes only when ST HAL macro USE_FULL_ASSERT is enabled
 2017-12-13 13:57:17 +01:00
jeromecoutant 75db24ff15 STM32F3 : compilation issue 
Issue comes only when ST HAL macro USE_FULL_ASSERT is enabled
 2017-12-13 13:56:42 +01:00
Bilal 0469dfb892 Bracket moved to next line 2017-12-13 16:37:19 +05:00
Martin Kojtal cee180f472
Merge pull request #5667 from productize/fix-stm32-can3 
STM32: Fix CAN3
 2017-12-12 17:39:41 +00:00
Martin Kojtal be52ba2156
Merge pull request #5363 from mprse/extended_rtc 
Add support and tests for extended RTC
 2017-12-12 17:36:44 +00:00
Martin Kojtal da43d655ff
Merge pull request #5459 from jeromecoutant/PR_LPT_RTC 
STM32 Low Power Timer feature updates
 2017-12-12 17:33:31 +00:00
Martin Kojtal aff1d3002f
Merge pull request #5577 from VeijoPesonen/realtek_rtl8195am_gt_wifi-set-credential 
REALTEK_RTL8195AM Wifi driver - adds check of credentials validity
 2017-12-12 17:31:04 +00:00
Martin Kojtal 6c59e13e76
Merge pull request #5581 from SiliconLabs/feature/remove-custom-sleepmodes 
Remove custom Silicon Labs sleep management
 2017-12-12 17:30:17 +00:00
Martin Kojtal 047455eee9
Merge pull request #5591 from helmut64/NUCLEO_STM32L433_NEW 
Support the STM NUCLEO_L433RC-P board
 2017-12-12 17:29:51 +00:00
Martin Kojtal 84192fe676
Merge pull request #5610 from garivetm/bugfix-STM32CAN 
STM32 - CAN - Fix RTR position bit in TX mailbox register
 2017-12-12 17:27:57 +00:00
Martin Kojtal 2eaa32f35f
Merge pull request #5627 from li-ho/ev_cog_armc6 
ADI: Add ARMC6 compatible code
 2017-12-12 17:27:20 +00:00
Prashant Ravi a4ce936947 reverting all tabs to spaces 2017-12-12 21:05:27 +08:00
Prashant Ravi 01ec0da7f2 Replacing formatting issues 2017-12-12 17:09:42 +08:00
Prashant Ravi 01808db8ff Moving changes to RTW driver 2017-12-12 16:57:28 +08:00
Prashant Ravi 199ab8711a Revert "Fixing changes to make greentea test mbed-os-tests-netsocket-connectivity pass for target Realtek AMEBA" 
This reverts commit 1fcfced203.
 2017-12-12 16:53:45 +08:00
Maciej Rogozinski bb4a72c39d Bootloader support for MK24F1 for IAR toolchain 2017-12-11 09:54:21 +01:00
Maciej Rogozinski c9500c6c58 Bootloader support for MK24F1 for Keil toolchain 2017-12-11 09:51:06 +01:00
Maciej Rogozinski aaa09d5482 Added missing subscription 2017-12-10 15:32:45 +01:00
Bilal 5c1623c9e1 Licenses added in header files 2017-12-08 19:51:25 +05:00
Bilal a40469e7c5 C030 Battery Charger Voltage Fix 2017-12-08 17:39:21 +05:00
bcostm f08c04d81f STM32 CAN3: add CAN_3 declaration for DISCO_F769NI 2017-12-07 18:12:54 +01:00
Adam Heinrich 9ee222a8e6 STM32: Set valid filter number for CAN3 
Filter numbers 14 to 27 are reserved for dual CAN configuration.
However, CAN3 operates in single CAN configuration according to the
reference manual).
 2017-12-07 18:06:05 +01:00
bcostm bfc4d68ae0 STM32 CAN3: remove test of CAN_2 and CAN_3 
CAN_2 and CAN_3 are enum and not #define and this causes compilation error with GCC_ARM

Instead put back the test of CAN_NUM (which are defined in can_device.h).
 2017-12-07 18:04:34 +01:00
Edmund Hsu 165b2c665f Realign ADuCM4x50 and ADuCM302x instance memory blocks 
Ensure all instance memory blocks meet 4 byte alignment requirement
  without relying on compiler's or liker's optional settings:
  - gpioMemory[]                                    for adi_gpio_Init()
  - aRtcDevMem0[]                                   for adi_rtc_Open()
  - i2c_Mem[] or I2C_Mem[]                          for adi_i2c_Open()
  - spi_Mem0[], spi_Mem1[], spi_Mem2[] or SPI_Mem[] for adi_spi_Open()
 2017-12-07 14:57:08 +11:00
Adam Heinrich d33c0a6fa5 STM32: Pass correct id to can_irq() for CAN3 2017-12-06 19:41:20 +01:00
jeromecoutant 17a54840c7 STM32 RTC : update and comment prescaler values 2017-12-05 12:52:52 +01:00
Przemyslaw Stekiel 106561669f Update RTC drivers for extended RTC. 2017-12-05 07:54:02 +01:00
jeromecoutant 01b2b1baf3 STM32: RTC_LSI macro is replaced by lse_available config 2017-12-04 17:35:31 +01:00
jeromecoutant 354ed44a65 STM32 LOW_POWER_TIMER update : use error 2017-12-04 17:35:30 +01:00
jeromecoutant 85c337d0b9 STM32 LOW_POWER_TIMER update : rtc_init procedure 2017-12-04 17:35:29 +01:00
jeromecoutant c13ffaf477 STM32 LOW_POWER_TIMER update : sleep 
RSF synchro after deepsleep is not specific to Low Power Timer feature
And we have to check if RTC is configured before synchro
 2017-12-04 17:35:29 +01:00
jeromecoutant 0bf364ea55 STM32 LOW_POWER_TIMER update : rtc_api.c 
Add RSF synchro during init
Set a better WakeUp clock for long wake up period in order to stay in sleep mode
Use rtc_isenabled function before init as rtc_init is called at each set_time call
 2017-12-04 17:35:28 +01:00
jeromecoutant b65e861b20 STM32 LOW_POWER_TIMER update : lp_ticker 
Removed unnecessary part
 2017-12-04 17:35:27 +01:00
jeromecoutant feaa789c34 STM32 LOW_POWER_TIMER update : targets.json 
Move LSI configuration from macro to config part
Add missing boards to the LPT supported targets
 2017-12-04 17:35:26 +01:00
Prashant Ravi 1fcfced203 Fixing changes to make greentea test mbed-os-tests-netsocket-connectivity pass for target Realtek AMEBA 2017-12-04 19:18:24 +08:00
Steven Cooreman 813216306c Remove custom Silicon Labs sleep management 
Standardize on the mbed sleep manager by removing the sleepmodes API, and statically redirecting hal_sleep to EM1 and hal_deepsleep to EM2.
 2017-12-01 12:13:06 +01:00
Edmund Hsu 7239be2bd7 Update trng_api.c 
- Maintain compatible code for ARM 5 and ARM 6 while default alignment
   settings differ.
 - Instance memory containing memory pointers must be 4 byte aligned for
   all compilers regardless compilers' settings.
 - uint32_t is recommended to replace uint8_t for instance memory
   declaration because uint32_t guarantee 4 byte alignment.
 2017-12-01 13:23:24 +11:00
Edmund Hsu 7c8cbd6ca2 Add ARMC6 feature to EV_COG_AD4050LZ and EV_COG_AD3029LZ 2017-12-01 09:59:43 +11:00
Martin Kojtal c7e5eb2f97
Merge pull request #5397 from sakuraio/stm_sco-evb-01 
add target SAKURAIO_EVB_01.
 2017-11-30 18:16:09 +00:00
Martin Kojtal e4133501f1
Merge pull request #5531 from tung7970/feature-fota 
RTL8195AM - refactor bootloader and fota support
 2017-11-30 18:12:48 +00:00
Martin Kojtal a6df4ca119
Merge pull request #5550 from sarahmarshy/patch-13 
Fix bug in K64F trng_api.c
 2017-11-30 18:11:46 +00:00
Martin Kojtal 45e9e4cab3
Merge pull request #5565 from LMESTM/fix_slave_3wires 
STM32: SPI 3 wires mode not supported in SPI slave
 2017-11-30 18:11:16 +00:00
Martin Kojtal 118c1bb2b4
Merge pull request #5579 from SiliconLabs/feature/rail-2.1 
Upgrade Silicon Labs radio driver to v2.1.1
 2017-11-30 18:10:46 +00:00
Martin Kojtal 221b8a84b1
Merge pull request #5580 from bcostm/dev_usb_speed_disco-f746ng 
DISCO_F746NG: add usp_speed configuration
 2017-11-30 18:09:47 +00:00
Martin Kojtal 2b84a1742f
Merge pull request #5584 from SiliconLabs/feature/emlib-5.3.3 
Upgrade to Silicon Labs HAL
 2017-11-30 18:09:04 +00:00
Martin Kojtal aa176ee616
Merge pull request #5585 from SiliconLabs/bugfix/timer_precision 
Fix issue with timer timebase on EFR32
 2017-11-30 18:06:37 +00:00
Martin Kojtal 244d8a9c9d
Merge pull request #5601 from andreaslarssonublox/ublox_odin_driver_os_5_v2.3_rc1 
Updated ODIN drivers to v2.3 RC1
 2017-11-30 18:02:38 +00:00
Martin Kojtal 7767651858
Merge pull request #5609 from 0xc0170/fix_lpc546xx_enet 
LPC546XX: Add ENET support
 2017-11-30 18:00:30 +00:00
Martin Kojtal 6d50868756
Merge pull request #5611 from JanneKiiskila/rtl8195am-a3-fix 
Realtek RTL8195AM A3 fix
 2017-11-30 17:59:44 +00:00
Martin Kojtal 9314607050
Merge pull request #5616 from soramame21/ren-disco-f429zi 
Support bootloader for DISCO_F429ZI
 2017-11-30 17:57:35 +00:00
bcostm fe507af862 STM32 USBHOST: Corrections for DISCO_F746NG 2017-11-30 13:52:10 +01:00
Boting Ren f48ac95a38 Support bootloader for DISCO_F429ZI. 2017-11-30 19:41:41 +09:00
Alessandro Angelino 1b0922e97b EFM32: Use SECURE_ACCESS to access the ROM table 
To allow enabling of uVisor on EFM32, the ROM table must be accessed
through the CMSIS-provided SECURE_ACCESS macro.
 2017-11-30 11:08:11 +01:00
andreas.larsson 1eef1cd771 Added license header 2017-11-30 08:50:11 +01:00
bcostm 29b4aaf9af STM32 USBHOST: Corrections for DISCO_F769NI in targets.json 2017-11-29 18:54:04 +01:00
bcostm 18a6b96242 STM32 USBHOST: Add support of DISCO_F469NI and DISCO_F769NI 2017-11-29 18:54:04 +01:00
Janne Kiiskilä 791343a1f7 Realtek RTL8195AM - define A3-A5 as NC 
Based on the Mbed OS website the A3 is connected to "DAC", however there
is no define for DAC. In order to get the Realtek RTL8195AM to even compile
with mbed-os-example-client now, we must have the A3 defined - it is one of
the standard Arduine header pins. Therefore, setting it as NC.

A4-A5 are not connected either, so adding them as "NC" as well.

Realtek will hopefully push a proper fix sooner or later, if there is a
more meaningful define for the A3 pin. They do state however that the
A0-A3 pins are not GPIO capable anyway.

Ref: https://os.mbed.com/platforms/Realtek-RTL8195AM/
 2017-11-29 12:35:02 +02:00
andreas.larsson b5e9a5ca14 Added init for ODIN EVK LEDs to be off by default 2017-11-29 08:24:42 +01:00
Mathieu Garivet 6ee3d80b1c Fix RTR position bit in TX mailbox register 2017-11-28 18:44:28 +01:00
Mahadevan Mahesh 1da73df27d FF_LPC546XX: Remove LWIP feature 
Signed-off-by: Mahadevan Mahesh <Mahesh.Mahadevan@nxp.com>
 2017-11-28 16:18:44 +00:00
Mahadevan Mahesh f2d2ed44cd LPC546XX: Add ENET support 
Signed-off-by: Mahadevan Mahesh <Mahesh.Mahadevan@nxp.com>
 2017-11-28 16:18:36 +00:00
Tony Wu a4575a965f rtl8195am - refactor bootloader and ota support 
1. move ota region 1 from 0x00b000 to 0x040000
2. move ota region 2 from 0x0c0000 to 0x120000
3. refactor bootloader header as follows:

   uint32_t tag;
   uint32_t ver;
   uint64_t timestamp;
   uint32_t size;
   uint8_t hash[32];
   uint8_t campaign[16];
   uint32_t crc32;

   where,
   a. hash is the sha256 checksum of the payload.
   b. crc32 is the crc32 checksum of headers from tag to campaign.

4. Call NVIC_SystemReset for soft reset.

Signed-off-by: Tony Wu <tung7970@gmail.com>
 2017-11-28 21:33:51 +08:00
Andrzej Puzdrowski ceef097f38 Enable tickless for nRF52840 2017-11-28 13:35:52 +01:00
andreas.larsson f2de0956b4 Updated ODIN drivers to v2.3 RC1 2017-11-28 12:22:45 +01:00
Andrzej Puzdrowski b084812eff current critical section implementation makes possible that interrupt 
signals are lost. It was observed at last for tests-api-spi ci-test-shield's
test.

This patch introduce usage of sdk5 origin implementation in which
sd_nvic_critical_region_enter/exit is calling each time critical region
is enter/exit. This fixes the issue.
 2017-11-28 09:44:28 +01:00
Helmut Tschemernjak 63ad3aeae3 Added the proper defines for the STM32L432 bootloader support 2017-11-27 15:41:30 +01:00
Helmut Tschemernjak 4778a40643 Changed NVIC Flash base address to support the bootloader 2017-11-27 15:32:53 +01:00
Helmut Tschemernjak 65866dd10a Enbaled bootloader support for STM32L432KC 
Added NUCLEO_L433RC_P target
 2017-11-27 15:26:00 +01:00
Helmut Tschemernjak 632b2f1660 Updated wrongly defined UART3_BASE into USART3_BASE 2017-11-27 15:19:43 +01:00
Helmut Tschemernjak 66a1967fb4 Added TARGET_STM32L433RC stack size define into mbed_rtx.h 2017-11-27 15:15:17 +01:00
Helmut Tschemernjak fb914149dd Updated to toolchain startup/linker files to support the 433 devices 
Also added the symbolic MBED_APP_START/MBED_APP_END defines
 2017-11-27 15:03:43 +01:00
Helmut Tschemernjak 94c46b102b defined STM32L433xx 2017-11-27 14:52:37 +01:00
Helmut Tschemernjak e25dfc07f0 Added stm32l433xx.h defined STM32L433xx 2017-11-27 14:51:46 +01:00
Helmut Tschemernjak 6907b6d9e5 Updated PeripheralNames.h, PeripheralPins.c and PinNames.h for STM32L433 devices 2017-11-27 14:44:35 +01:00
Helmut Tschemernjak 90bb8fc368 Copied TARGET_STM32L432 to TARGET_STM32L433, renamed 432 files to 433 2017-11-27 14:36:47 +01:00
bcostm 26f24ada10 DISCO_F746NG: typo in config name 2017-11-27 09:46:36 +01:00
Steven Cooreman c95728f6fc Fix issue with timer timebase on EFR32 
Timer code was written based on integer multiple HF clock frequencies. EFR32 doesn't conform to that (38.4), and so the timestamp ticks were off by 1%. Enough to trip up some CI tests on TB_SENSE_12 (#5496)
 2017-11-25 11:23:41 +01:00
bcostm b1073c165f DISCO_F746NG: add usp_speed config 2017-11-24 16:52:59 +01:00
Steven Cooreman e900d5a04d Squash warnings by defining 'NC' as unsigned type 2017-11-24 16:14:56 +01:00
Steven Cooreman 73bd5ff5fb Remove deprecated em_int 2017-11-24 16:01:00 +01:00
Steven Cooreman 6c6e762c49 Support USARTs up to USART5 in SPI 2017-11-24 15:53:44 +01:00
Steven Cooreman 53f88b5e26 Support USARTs up to USART5 in serial 2017-11-24 15:53:09 +01:00
Steven Cooreman 3d4cae84d5 Upgrade to emlib 5.3.3 2017-11-24 15:52:20 +01:00
jeromecoutant 1cf47f6209 STM32 uart: update after code review 2017-11-24 13:39:33 +01:00
Steven Cooreman 76fd28c825 Upgrade RAIL to v2.1.1 2017-11-24 12:57:43 +01:00
Veijo Pesonen ee77079c47 REALTEK_RTL8195AM Wifi driver - adds check of credentials 
Adds checks that SSID is non-empty and that password is 8-63 characters
long when security is enabled
 2017-11-24 13:08:22 +02:00
jeromecoutant 07e71d6ec8 STM32 LPUART : update clock source depending on expected baudrate 2017-11-23 14:52:35 +01:00
jeromecoutant 6d64c2fbf4 STM32 UART init update 
- serial_init, serial_free and serial_baud function moved from serial_device.c (specific to each STM32 family) to serial_api.c (common STM32 file)
- default baudrate value was hardcoded to 9600
  - Value is set now to MBED_CONF_PLATFORM_STDIO_BAUD_RATE for STDIO
  - Value is set now to MBED_CONF_PLATFORM_DEFAULT_SERIAL_BAUD_RATE for other use
- UART init will not be stopped before calling serial_baud function
 2017-11-23 14:47:54 +01:00
Laurent MEUNIER 839bd642d0 STM32: SPI 3 wires mode not supported in SPI slave 
This patch handles the case of SPI slave mode without MISO (NC).
In case MISO is not connected, we consider that SPI will be configured in
3 wires mode (CLK / MOSI / CS, but no MISO). In this case, the MOSI line
is bi-directional : SPI_DIRECTION_1LINE.

But as this is not supported yet in slave mode, we force it to
SPI_DIRECTION_2LINES. In this case slave SPI will receive data on MOSI
but nothing will be sent back to master as MISO is not connected.
 2017-11-23 10:10:05 +01:00
Jimmy Brisson ab1b3ae8d3
Merge pull request #5454 from OpenNuvoton/trng_get_unalignment 
Nuvoton: TRNG_Get support 32 bytes unalignment
 2017-11-22 10:21:39 -06:00
Jimmy Brisson b7a7d4ed1a
Merge pull request #5553 from 0xc0170/OpenNuvoton-nuvoton_fix_lpticker 
Nuvoton: fix lpticker interrupt
 2017-11-22 10:20:31 -06:00
Jimmy Brisson 369187cadf
Merge pull request #5535 from MikeDK/nucleo_l432kc_async_serial_fix 
NUCLEO_L432KC: Fixed async serial
 2017-11-22 10:19:53 -06:00
Jimmy Brisson 5e7851c9c5
Merge pull request #5521 from bcostm/dev_usbdevice_disco-f429zi 
STM32: Add USB Device on DISCO_F429ZI
 2017-11-22 10:17:15 -06:00
Jimmy Brisson a834425d97
Merge pull request #5516 from gorazdko/lpc546xx-fix-adc 
lpc546xx: fix adc
 2017-11-22 10:16:53 -06:00
Jimmy Brisson ced2f74f16
Merge pull request #5513 from bcostm/fix_adc_inited 
STM32: Initialize ADC peripheral for each AnalogIn object creation
 2017-11-22 10:16:14 -06:00
ccli8 bc9c9ca1e2 [M487] Remove trailing space in lp_ticker/us_ticker 2017-11-22 08:55:58 +00:00
ccli8 8b86d44867 [M487] Fix premature lp_ticker interrupt 
Old lp_ticker handles past event, but it has a bug with premature go-off.
The bug can re-produce on mbed-os-tests-mbed_drivers-lp_timeout/mbed-os-tests-mbed_hal-lp_us_tickers (mbed-os commit: 9c1fd48529).
Because upper layer (mbed-os/hal/mbed_ticker_api.c) has handled past event, this code can be removed from lp_ticker.

The similar fix also applies to us_ticker.
 2017-11-22 08:55:58 +00:00
sarahmarshy cefcb8cff3
Update K64F trng_api.c 2017-11-21 16:50:43 -06:00
Jimmy Brisson a519b8449b
Merge pull request #5518 from fbmrk/issue_5514 
STM32F407VG: Fix RTC
 2017-11-20 10:53:46 -06:00
Jimmy Brisson 800be4e90d
Merge pull request #5512 from jeromecoutant/PR_L072 
DISCO_L072CZ_LRWAN1 can use LSE from LORA module
 2017-11-20 10:53:20 -06:00
Michael Kaplan 29ae97cd8b NUCLEO_L432KC: added SERIAL_ASYNC to targets.json 2017-11-20 15:49:35 +01:00
Michael Kaplan 8a1c29c2e5 TARGET_STM32L4: added missing #ifdef in serial_device.c 2017-11-20 15:49:18 +01:00
gorazd 5c2f2c3cff lpc546xx: remove obsolete line 2017-11-18 10:44:33 +01:00
gorazd 8411134184 lpc546xx: correct register name (DIGIMODE) 2017-11-17 19:16:42 +01:00
gorazd d62b47393e lpc546xx: fix adc 
Resolve #5304
 2017-11-17 13:54:25 +01:00
bcostm c54e9079b8 STM32 ADC: replace flags type from int to bool 2017-11-17 13:50:59 +01:00
bcostm 1d3eb508bf STM32: fix linker error with adc_read() 2017-11-17 13:50:59 +01:00
bcostm 2bbedabf7d STM32: add analogin_api.c file in STM folder 2017-11-17 13:50:59 +01:00
bcostm 34fdcc926b STM32: move analogin_read functions in a common file 2017-11-17 13:50:59 +01:00
bcostm 4dbe95dded STM32: rename analogin_api.c in analogin_device.c 2017-11-17 13:50:59 +01:00
bcostm 072ec2e765 STM32L4 ADC: remove adc_inited flag 2017-11-17 13:50:59 +01:00
bcostm 52d942e2d2 STM32L1 ADC: remove adc_inited flag 2017-11-17 13:50:59 +01:00
bcostm 4b82479175 STM32L0 ADC: remove adc_inited flag 2017-11-17 13:50:59 +01:00
bcostm 75f80abddc STM32F7 ADC: remove adc_inited flag 2017-11-17 13:50:59 +01:00
bcostm d5ff05a03b STM32F4 ADC: remove adc_inited flag 2017-11-17 13:50:59 +01:00
bcostm 7005bc21d7 STM32F3 ADC: remove adc_inited flag 2017-11-17 13:50:59 +01:00
bcostm f12391ad25 STM32F2 ADC: remove adc_inited flag 2017-11-17 13:50:59 +01:00
bcostm 36110e10cf STM32F1 ADC: remove adc_inited flag 2017-11-17 13:50:58 +01:00