Cruz Monrreal
19e07e8d11
Merge pull request #6217 from jeromecoutant/PR_RTC
...
STM32 RTC : update free function
2018-02-27 15:40:11 -06:00
Cruz Monrreal
153fa05bea
Merge pull request #6172 from adustm/l4_linkergcc
...
Use SRAM2 32Kbytes on STM32L475 / L476 and L486 devices
2018-02-27 13:46:26 -06:00
Cruz Monrreal
21483cd59d
Merge pull request #6167 from hug-dev/cm3ds-bug-fix
...
CM3DS Maintenance Pull Request: Bug fixes (1/4)
2018-02-27 13:44:05 -06:00
paul-szczepanek-arm
8e41de2e25
Merge branch 'master' of https://github.com/paul-szczepanek-arm/mbed-os
2018-02-27 17:23:25 +00:00
jeromecoutant
961c8da51c
STM32F1 RTC : Date read after reset
...
F1 is the only STM32 family where RTC date is not saved into registers
2018-02-27 11:02:49 +01:00
jeromecoutant
45cbdc889f
STM32 RTC : update free function
...
- LSI specific implementation is removed
- Remove RTC clock disable
2018-02-27 10:45:43 +01:00
Cruz Monrreal
4139f13e31
Merge pull request #6170 from hug-dev/cm3ds-update-drivers
...
CM3DS Maintenance Pull Request: Driver updates (4/4)
2018-02-27 00:36:34 -06:00
Cruz Monrreal
815c6fb7cf
Merge pull request #6193 from ashok-rao/ODIN_PinsFix
...
ODIN MTB LEDs Fix
2018-02-26 22:49:03 -06:00
zzw
9d30469850
mbed-os_ci-test-fixed_rtl8195am
...
fix section error, ARM compiler uses IRAM1.bss to calculate the heap size
fix conflict of _memset between Ameba's library and ARM compiler's library, use standard memset() instead of _memset() in case of ARM compiler
2018-02-27 11:49:38 +08:00
cyliangtw
b6ff40e94d
[M451/M480/NANO100/NUC472] Define SERIAL and I2C pin name for compatiblity
2018-02-27 11:38:29 +08:00
Cruz Monrreal
3d37d819e9
Merge pull request #5046 from fkjagodzinski/timerevent_tests
...
TimerEvent tests
2018-02-26 15:02:52 -06:00
Cruz Monrreal
80263eaa41
Merge pull request #5957 from u-blox/R410M_Changes
...
C030 R410M Target Added
2018-02-26 15:02:12 -06:00
Keyur Hariya
390ba4070c
Replace enable/disable irq with critical section enter/exit
2018-02-26 12:35:07 -06:00
Cruz Monrreal
c9cefccbdc
Merge pull request #6116 from marcuschangarm/fix_trng_nrf52
...
Add TRNG for NRF52832
2018-02-26 12:09:43 -06:00
ccli8
1d7e7fd543
[NUC472/M453/M487/NANO130] Rework us_ticker and lp_ticker with one H/W timer
...
Originally, we use 2 H/W timers for us_ticker/lp_ticker, one for counting and the other for alarm.
With H/W timer running in continuous mode, we could use just one H/W timer for counting/alarm simultaneously.
2018-02-26 17:41:05 +08:00
Keyur Hariya
e6d901a852
Remove automatic I2C stop after each read
...
Automatic stop prevents sending repeated start.
2018-02-23 16:36:30 -06:00
Keyur Hariya
dcf3b904d1
Enable ADC scaling and enable internal channels
...
Increases input range by 2x(now, 0-2.4v)
2018-02-23 16:36:30 -06:00
Keyur Hariya
992c889b33
Improve us ticker performance
...
Improves accuracy during heavy work load.
2018-02-23 16:32:30 -06:00
Keyur Hariya
80b0ae0d9e
Improve SPI block write
...
Replace looping construct with actual block writes.
2018-02-23 16:32:12 -06:00
Keyur Hariya
8d778d5d8b
Fix missing serial object for interrupts
...
Save serial objects when setting interrupt requests.
Improve uart interrupt handler.
2018-02-23 16:25:20 -06:00
Ashok Rao
a5899db9e5
ODIN MTB LEDs Fix
2018-02-23 17:10:09 +00:00
adustm
d1e6e8f128
Allow jenkins script to pass
2018-02-23 17:40:09 +01:00
Mahesh Mahadevan
eff848abea
LPC546XX: Update SDK driver to version 2.3
...
Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
2018-02-23 07:31:13 -06:00
adustm
28a43b55e7
Add initial_sp value for STM32L476 and STM32L486 devices
2018-02-23 10:44:14 +01:00
adustm
67953251f9
Use official toolchain defines
2018-02-23 10:29:29 +01:00
Maciej Bocianski
cd539e3e38
us_ticker_irq_handler call optimization
2018-02-23 09:21:37 +01:00
Martin Kojtal
2661f6fe40
us ticker: fix fire interrupt handling
...
Few targets need more than just pending IRQ set. They include some flags to be
set that are checked in IRQ handler. This is the case for targets in this
commit.
2018-02-23 09:13:40 +01:00
Cruz Monrreal
ee64c9cf0b
Merge pull request #6021 from andrewleech/gpiote_uninit
...
nrf5x: fix array overflow in gpio configuration code
2018-02-22 21:21:35 -06:00
adustm
98657449b8
Use the TWO_RAM_REGIONS in targets.json for STM32L475 / STM32L476 and STM32L486 devices
2018-02-22 17:38:30 +01:00
adustm
815be94197
Add defined for GCC_ARM to pass heap and stack tests
2018-02-22 17:38:26 +01:00
adustm
f551255ded
Add support of separate memories for heap and stack region swith the use of TWO_RAM_REGIONS define
2018-02-22 17:37:34 +01:00
adustm
02b2b01a83
Change STM32L475/76/86 GCC_ARM linker files to have HEAP in SRAM1 and stack in SRAM2 (after the interrupt vector)
2018-02-22 17:36:27 +01:00
Mahesh Mahadevan
069c80b7a5
ff_lpc546xx: Add support for 220MHz core speed.
...
Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
2018-02-22 07:30:20 -06:00
Mahesh Mahadevan
a9cd4705d8
LPC546XX: Add support for 220MHz core speed available on LPC54628
...
Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
2018-02-22 07:30:19 -06:00
Ashok Rao
65f210288c
Adding Laird BL652 as new target
2018-02-22 11:49:58 +00:00
Marcus Chang
9439c191de
Add TRNG for NRF52832
...
Use SoftDevice API to get random numbers when present and active,
otherwise read random numbers directly from TRNG peripheral.
2018-02-21 12:06:12 -08:00
Avinash Mehta
a79a670575
CM3DS: update UART implementation
...
This commit adds the UART driver and updates the UART HAL implementation
to use this driver.
It also removes legacy definitions.
Change-Id: Ie8e7a7bb64c763a2d97bc66d949fab3596736bbc
Signed-off-by: Avinash Mehta <avinash.mehta@arm.com>
2018-02-21 18:21:22 +00:00
Tamas Kaman
37cf802a7a
CM3DS: update SPI implementation
...
This commit adds the SPI driver which is now called by the SPI HAL
implementation.
It also removes legacy definitions.
Change-Id: Iadb20dda9dfa571db3de66c3a1ce45d80d8b81b6
Signed-off-by: Tamas Kaman <tamas.kaman@arm.com>
2018-02-21 18:20:24 +00:00
Galanakis, Minos
3abc3faba2
CM3DS: update GPIO, IRQ and port implementation
...
This commit adds the GPIO drivers. The HAL implementations
(gpio_api.c, gpio_irq_api.c, port_api.c) now call these drivers.
Legacy definitions have been removed.
Serial HAL implementation has been changed to compile at this stage.
Change-Id: Ib76a3186358f5029ed350da671132e8aa11194f7
Signed-off-by: Galanakis, Minos <minos.galanakis@arm.com>
2018-02-21 18:17:55 +00:00
Galanakis, Minos
ffc7b91128
CM3DS: update tickers implementation
...
The HAL implementation (us_ticker.c and lp_ticker.c) now calls function
in cmsdk_ticker.c file. This file contains the necessary logic to be
able to only use one hardware timer (CMSDK timer) per mbed ticker.
This commit also updates the timer driver and removes legacy definition.
Change-Id: If40413822832117f9b78f38d2cdda7847284b035
Signed-off-by: Galanakis, Minos <minos.galanakis@arm.com>
Signed-off-by: Hugues de Valon <hugues.devalon@arm.com>
2018-02-21 18:12:55 +00:00
Hugues de Valon
ef7b16d9c5
CM3DS: fix non aligned access in Ethernet driver
...
This patch changes the way data is put in the TX_DATA_PORT register when
sending packet over Ethernet.
When this driver is compiled with release compilation profile
(space optimization compiler options) with Arm compiler version 5,
the line:
SMSC9220->TX_DATA_PORT = *pktptr;
generates the assembly instruction to get the pktptr pointed value:
LDM r2!, {r3}
with pktptr = r2
However, the code does not prevent the pktptr value from being unaligned
(to a 32 bits boundary) in that zone and the LDM instruction causes a
HardFault if this is the case. When the compiler option is not activated
(debug and develop compilation profiles), the compiler generates LDR
instruction instead which does not cause a HardFault.
The ARM v7-M states page B3-601: "Unaligned load-store multiples and
word or halfword exclusive accesses always fault."
To face that problem, we check if the data pointer is aligned or not. If
it is, we apply the same algorithm than before. If not, a local variable
is created and we copy in it, byte per byte, the contents at the
unaligned pointer. However, it will impact performances adding 8
instructions (one LD and one ST for each copied byte).
Change-Id: I11f6e82ce5521960d2ecf499f718f76fec29c0b0
Signed-off-by: Hugues de Valon <hugues.devalon@arm.com>
2018-02-21 17:54:12 +00:00
Cruz Monrreal
80082278b8
Merge pull request #6124 from marcuschangarm/nrf52_flash_fix
...
Make NRF52 flash work with SoftDevice
2018-02-20 13:31:45 -06:00
Cruz Monrreal
f2ff36b1e3
Merge pull request #6055 from mprse/ticker_k64f_set_interrupt_delta_fix
...
K64F lp ticker driver - calculation bug fix.
2018-02-20 13:18:58 -06:00
Cruz Monrreal
0368a8463f
Merge pull request #6041 from jeromecoutant/PR_STDIO_bug
...
STM32 STDIO pin redefinition
2018-02-20 13:13:44 -06:00
Cruz Monrreal
817f9a569c
Merge pull request #5812 from OpenNuvoton/nuvoton_crypto
...
M487: Support ECP H/W accelerator
2018-02-20 11:53:23 -06:00
Fahim Alavi
192250af87
Support added for R410M Changes
...
target added r410m
Spaces removed
Trace updated
2018-02-20 10:32:14 +05:00
Martin Kojtal
105da034a3
Merge pull request #6117 from u-blox/i2c_read_write
...
UBLOX C030: I2C avoid any RTOS waits
2018-02-19 17:16:59 +01:00
Bilal
8ebb234d51
Formatting change - II
2018-02-19 12:32:54 +05:00
Cruz Monrreal
0ceecb946d
Merge pull request #5956 from marcuschangarm/feature-hal-swo
...
[feature-hal-itm] Instrumented Trace Macrocell HAL API for SWO debug output
2018-02-16 16:08:12 -06:00
Cruz Monrreal
aa6835a069
Merge pull request #6048 from OpenNuvoton/nuvoton_ticker
...
Nuvoton: Rework us_ticker and lp_ticker
2018-02-16 15:59:05 -06:00
Marcus Chang
0a1cae9352
Make NRF52 flash work with SoftDevice
...
How you write and ersae the flash on the NRF52 changes depending on
whether the SoftDevice is enabled or not.
This change does a runtime check before erasing and writing, and
then chooses the correct function to perform the action.
2018-02-16 13:54:27 -08:00
Cruz Monrreal
659bcc3fb3
Merge pull request #6088 from pilotak/master
...
STM32F429ZI add SERIAL_ASYNCH
2018-02-16 11:52:15 -06:00
Cruz Monrreal
38b7ae0ef5
Merge pull request #6112 from jeromecoutant/PR_CUBE_UPDATE_F4
...
STM32F4: Update ST HAL driver with CubeF4 v1.19.0
2018-02-16 11:33:12 -06:00
Marcus Chang
954ae4a52a
itm_api.c implementation for Silicon Labs EFM32 series
...
SWO frequency: 875 kHz
2018-02-16 08:24:42 -08:00
Marcus Chang
6aa0975d71
itm_api.c implementation for Nordic NRF52 series
...
SWO frequency: 4000 kHz
2018-02-16 08:24:42 -08:00
Bilal
c91b61e03c
Formatting change
2018-02-16 17:20:10 +05:00
Bilal
46d84b7ebb
Replacing i2c_xxxx(...) calls to reduce binary size and avoid any RTOS waits
2018-02-16 15:24:50 +05:00
Cruz Monrreal
ec7a13de62
Merge pull request #6049 from OpenNuvoton/nuvoton_rtc
...
Nuvoton: Rework RTC
2018-02-15 14:51:27 -06:00
jeromecoutant
ea9c1f29a1
STM32F4 Cube v1.19.0 update : ST CMSIS files
...
Previous version was v1.16.0
2018-02-15 16:33:32 +01:00
jeromecoutant
0d8d3e01db
STM32F4 Cube v1.19.0 update : ST HAL files
...
Previous version was v1.16.0
2018-02-15 16:33:31 +01:00
jeromecoutant
4db8842604
STM32F4 Cube update : file name alignment
2018-02-15 16:33:30 +01:00
Kevin Bracey
984cc1ab50
Merge pull request #6032 from jarlamsa/status-callbacks
...
Status callbacks
2018-02-15 13:02:10 +02:00
Cruz Monrreal
ee52f9044a
Merge pull request #5892 from OSHChip/master
...
add OSHChip as an mbed target
2018-02-14 15:19:26 -06:00
Cruz Monrreal
8ed53a99fc
Merge pull request #6009 from prashantrar/mbed-os-serial-fix-pr
...
fix for issue "serial example callback not working"
2018-02-14 13:16:37 -06:00
Cruz Monrreal
5648b156e6
Merge pull request #6063 from bcostm/PULL_REQUEST_CUBE_UPDATE_F7_V1.10.0
...
STM32F7: Update ST HAL driver with CubeF7 v1.10.0
2018-02-14 12:41:37 -06:00
Pavel Slama
e5885f6a87
STM32F429ZI add SERIAL_ASYNCH
2018-02-13 22:47:56 +01:00
Cruz Monrreal
ccff46d9a3
Merge pull request #6070 from ithinuel/remove-magic
...
remove magic calibration value for HSI in ST's targets
2018-02-12 17:21:32 -06:00
Senthil Ramakrishnan
19ad4e2cb9
Fix MTB_MTS_XDOT build breakage
2018-02-12 12:02:21 -06:00
Senthil Ramakrishnan
96d900c99f
Fixes for targets with invalid HardFault_Handler implementation and review/other fixes
2018-02-12 11:50:33 -06:00
Wilfried Chauveau
d1a0ff9964
remove magic calibration value for HSI in ST's targets
2018-02-12 16:47:35 +00:00
Cruz Monrreal
84ee9cc7a1
Merge pull request #5941 from marcemmers/lpuart-use-lse
...
STM32L0/4 Enable use of LPUART in stop mode
2018-02-12 10:26:37 -06:00
Cruz Monrreal
c3e02b18b6
Merge pull request #6035 from ashok-rao/ODIN-serial_fix
...
Fix serial pins and a typo for ODIN MTB
2018-02-12 10:25:22 -06:00
Cruz Monrreal
75e6d97735
Merge pull request #6042 from jeromecoutant/PR_DISCO_F303
...
DISCO_F303VC : STDIO pins correction and alignment with STM32 family
2018-02-12 10:24:57 -06:00
jeromecoutant
be90983ca8
STM32 STDIO pin redefinition
...
wiki page https://os.mbed.com/teams/ST/wiki/STDIO updated
2018-02-12 13:01:33 +01:00
bcostm
118073a9c5
Add missing can legacy file
2018-02-12 10:37:03 +01:00
bcostm
58c4a5f83e
F7 ST CUBE V1.10.0
...
F7 HAL driver V1.2.5
2018-02-12 10:37:03 +01:00
ccli8
cfdc72d75e
[NUC472/M487] Refine crypto_zeroize/crypto_zeroize32
2018-02-12 14:04:56 +08:00
Przemyslaw Stekiel
b6a01de070
K64F lp ticker driver - calculation bug fix.
...
Delta calculation from lp_ticker_set_interrupt() function:
delta_us = timestamp > now_us ? timestamp - now_us : (uint32_t)((uint64_t)timestamp + 0xFFFFFFFF - now_us);
Lets assume that timestam == now_us.
Expected delta value should be 0 and in this current version is 0xFFFFFFFF.
The following condition:
timestamp > now_us
should have the following form:
timestamp >= now_us
Additionally modified us ticker driver to provide the same logic.
2018-02-09 14:29:24 +01:00
Andreas Larsson
67772a5e95
Added u-blox ODIN-W2 driver binaries v2.4 rc1
2018-02-09 12:54:47 +02:00
Prashant Ravi
011dbffff5
Fixing coding style
...
Fix Details: HAL API for loguart is different that UART. Initially we
didnt have support for loguart in the mbed api. These changes have been
made to support the loguart from the mbed api by using the correct HAL
api calls
2018-02-09 16:35:33 +08:00
TomoYamanaka
f6c6e79145
Fix NVIC Wrapper include
...
Renesas mbed boards incorporate NVIC Wrapper because Cortex-A9 use GIC. For example, NVIC_SystemReset() is defined in nvic_wrapper.c and declared in nvic_wrapper.h.
Because I removed one of include processing accidentally, I fixed the lack.
This supplements PR #5890 .
2018-02-09 11:53:43 +09:00
ccli8
0271df1fa5
[NUC472/M453/M487/NANO130] Rework RTC
...
The rework includes the following:
1. Support year range beyond H/W RTC 2000~2099.
2. Refine RTC register access with low-power clock source
2018-02-09 10:47:18 +08:00
Martin Kojtal
9f6eb14ae2
Merge pull request #5996 from ashok-rao/br-BL600
...
Adding LAIRD_BL600 MTB
2018-02-08 15:23:07 +00:00
Martin Kojtal
8e8b3d3bbd
Merge pull request #6036 from bcostm/dev_move_DISCO_L072CZ
...
DISCO_L072CZ_LRWAN1: move target folder
2018-02-08 15:19:08 +00:00
jeromecoutant
e0e6e5a9e5
DISCO_F303VC : Align clock configuration with STM32 family
2018-02-08 14:25:46 +01:00
jeromecoutant
e8e4af3c7a
DISCO_F303VC : add IAR files
2018-02-08 14:25:45 +01:00
jeromecoutant
1ab4030f20
DISCO_F303VC : wrong STDIO pins
2018-02-08 14:25:45 +01:00
Cruz Monrreal
1c5c1c79d0
Merge pull request #6027 from ithinuel/fix-target-names-for-murata-abz-and-adv-wise-1510
...
rename MURATA type ABZ & WISE 1510 to their expected name
2018-02-07 20:06:50 -06:00
Cruz Monrreal
f8cc42689c
Merge pull request #5970 from TomoYamanaka/master
...
RZ_A1LU: Fix TRNG function
2018-02-07 20:06:17 -06:00
Cruz Monrreal
1ac115d794
Merge pull request #6013 from kivaisan/add-wise-1570
...
Add MTB_ADV_WISE_1570 target
2018-02-07 20:05:38 -06:00
Cruz Monrreal
3b1438b9ba
Merge pull request #6015 from davidsaada/david_k82f_flash
...
Add missing flash device feature to the K82F board
2018-02-07 15:03:22 -06:00
Cruz Monrreal
63201db875
Merge pull request #6004 from bcostm/fix_l476-486_sram_iar
...
STM32L476/486: Improve SRAM usage for IAR
2018-02-07 14:51:30 -06:00
bcostm
7630874b9c
Move TARGET_DISCO_L072CZ_LRWAN1 folder
2018-02-07 16:23:09 +01:00
Ashok Rao
188a68829f
Fixed serial pins and a typo for ODIN MTB
2018-02-07 15:12:40 +00:00
ccli8
fae160fb9f
[NUC472/M453/M487/NANO130] Rework us_ticker and lp_ticker
...
The rework includes the following:
1. Remove ticker overflow handling because upper layer (mbed_ticker_api.c) has done with it.
This makes us_ticker/lp_ticker implementation more succinct and avoids potential error.
2. Refine timer register access with low-power clock source
2018-02-07 09:09:39 +08:00
Wilfried Chauveau
6c9fcf3dd8
rename MURATA type ABZ & WISE_1510 to their expected name
2018-02-06 21:23:37 +00:00
Cruz Monrreal
8ae80892b7
Merge pull request #5975 from ashok-rao/br-xDOT
...
Adding MTB_MTS_XDOT as a new target
2018-02-06 13:05:12 -06:00
Marc Emmers
7881e68efe
STM32L0: Enable stop mode operation for the LPUART
2018-02-06 15:42:39 +01:00
Marc Emmers
01660ff5ae
STM32L0/4: Always try to select LSE if LPUART and baudrate <= 9600
2018-02-06 15:42:39 +01:00
Ashok Rao
6c8b9b5005
Added MTB aliases & default SPI
2018-02-06 13:44:24 +00:00
gorazd
8593ca6f80
ff_lpc546xx: move property to parent
2018-02-06 11:51:47 +01:00
gorazd
d651e0800c
lpc546xx and ff_lpc546xx: create parent object MCU_LPC546XX
2018-02-06 11:48:47 +01:00
TomoYamanaka
412a79d444
[RZ_A1LU] Fix TRNG function
...
Related to the review of #5857 , I fixed the TRNG function for GR-LYCHEE.
- I modified to zeroize "recv_data" before the function return.
- I added the processing that check the return value of I2C.read function. If return value is error, "output" is zeroized before function return.
- In trng_get_bytes_esp32 function, there is a time lag in the period from ESP32 reset to start working, error may occur when "Write" is called. Thus, I added a retry counter due to address this concern. There is not this counter for "Read" since it is called after "Write".
2018-02-06 15:44:33 +09:00
drewcassidy
1fe0933138
move device_has to OSHCHIP specifically and define device name. These should probably move to the unified target at some point but is outside the scope of this PR
2018-02-05 21:23:26 -08:00
drewcassidy
b1199b088f
remove redundent 'targets.' in overrides
2018-02-05 21:15:21 -08:00
Andrew Leech
f639777dce
nrf5x: gpiote uninit only needs to be run if input pin is configured for irq (or output)
2018-02-06 12:51:03 +11:00
Cruz Monrreal
964e6e74fb
Merge pull request #5826 from codeauroraforum/Add_iMXRT_Support
...
NXP: Add support for MIMXRT1050_EVK
2018-02-05 10:15:17 -06:00
Cruz Monrreal
6a8a818ebf
Merge pull request #6012 from jeromecoutant/PR_SPI_FLUSH
...
STM32 SPI ASYNC - Add FIFO flush before transfer
2018-02-05 10:11:03 -06:00
David Saada
eb5b18bc13
Add missing flash device feature to the K82F board
2018-02-05 16:13:14 +02:00
Kimmo Vaisanen
4dad23a6a3
Add WISE-1570 external pin names
2018-02-05 14:47:52 +02:00
Kimmo Vaisanen
41490f48d0
Add MTB_ADV_WISE_1570 target
2018-02-05 14:31:20 +02:00
jeromecoutant
36c41186a6
STM32 SPI ASYNC - Add FIFO flush before transfer
2018-02-05 11:06:51 +01:00
jeromecoutant
703df3b6f9
STM32F7 SPI - add missing HAL files
...
ST_INTERNAL_REF 43358
2018-02-05 11:06:14 +01:00
Prashant Ravi
b89ef1f3a7
fix for serial issue #5805
2018-02-05 00:24:46 +08:00
Cruz Monrreal
fc748f0943
Added LED2 definition for compilation of tests
2018-02-02 21:06:24 -06:00
Cruz Monrreal
1e794393e5
Merge pull request #5972 from bcostm/dev_BL_STM32F7
...
STM32F7: Add bootloader support (new trial)
2018-02-02 10:05:49 -06:00
bcostm
937db051da
STM32L476/486: change SRAM config for IAR
2018-02-02 10:23:28 +01:00
Cruz Monrreal
670c62c12a
Merge pull request #5984 from amq/efm32-peripherals
...
EFM32: make peripherals conditional
2018-02-01 14:27:08 -06:00
Ashok Rao
2e9c3340de
Adding LAIRD_BL600 MTB
2018-02-01 17:21:37 +00:00
Cruz Monrreal
f907012e55
Merge pull request #5962 from bcostm/fix_usart_irq_index
...
STM32: Fix usart irq index
2018-01-31 12:16:17 -06:00
Cruz Monrreal
097966b8c7
Merge pull request #5905 from ithinuel/add-CMWX1ZZABZ-078-support
...
add support for the murata's module CMWX1ZZABZ-078 based on STM32L0
2018-01-31 12:14:29 -06:00
amq
fdc2274720
EFM32: make peripherals conditional
...
* MCUs within a family like EFM32GG can omit some peripherals, e.g. EFM32GG230 doesn't have UART
* This commit adds a check to make them compilable, relevant mainly for custom boards
2018-01-31 17:35:26 +00:00
Wilfried Chauveau
3608627a48
fix a silent conflict with PR #5947
2018-01-31 00:48:40 +00:00
Cruz Monrreal
b87e98c57b
Merge pull request #5904 from ithinuel/add-wise-1510
...
add support for STM32L443RC & WISE-1510
2018-01-30 15:01:00 -06:00
Cruz Monrreal
fff6c75e28
Merge pull request #5936 from jeromecoutant/PR_WEAK_PINMAP
...
STM32 : set all PinMap structures as weak
2018-01-30 14:56:42 -06:00
Cruz Monrreal
b08e1b3078
Merge pull request #5837 from ashok-rao/br-ublox-NINA
...
Adding MTB ublox NINA-B1 as a new target
2018-01-30 14:55:43 -06:00
Cruz Monrreal
10e67e659c
Merge pull request #5947 from jeromecoutant/PR_L4_PLUART
...
STM32L4 : add missing ST HAL UART functions
2018-01-30 14:46:15 -06:00
Ashok Rao
ba932700d9
Adding MTB_MTS_XDOT as a new target
2018-01-30 17:48:45 +00:00
bcostm
6e71398e3c
STM32F7: move cache initialization
2018-01-30 14:01:50 +01:00
bcostm
eb4b339c37
STM32 serial: add missing function declaration
2018-01-30 09:48:53 +01:00
bcostm
b6efdd58c8
STM32 serial: improve index assignment in serial_init
2018-01-29 17:23:21 +01:00
bcostm
e8454ff522
STM32 serial: improve irq index management for L0 devices
2018-01-29 17:23:21 +01:00
bcostm
78a5516726
STM32 serial: improve irq index management for F0 devices
2018-01-29 17:23:21 +01:00
bcostm
84269c7ca2
STM32 serial: improve irq index management for L4 devices
2018-01-29 17:23:21 +01:00
bcostm
665d4a8003
STM32 serial: improve irq index management for L1 devices
2018-01-29 17:23:21 +01:00
bcostm
689e15cf29
STM32 serial: improve irq index management for F7 devices
2018-01-29 17:23:21 +01:00
bcostm
eeb4d2cd1d
STM32 serial: improve irq index management for F3 devices
2018-01-29 17:23:21 +01:00
bcostm
1fa0557dbf
STM32 serial: improve irq index management for F2 devices
2018-01-29 17:23:21 +01:00
bcostm
6974da239c
STM32 serial: improve irq index management for F1 devices
2018-01-29 17:23:20 +01:00
bcostm
2305db6c98
STM32 serial: use uart_name in serial_irq_set function for F4
2018-01-29 17:23:20 +01:00
bcostm
a908d28f26
STM32 serial: coding style
2018-01-29 17:23:20 +01:00
bcostm
73ffc06ffd
STM32 serial: fix linking error
2018-01-29 17:23:20 +01:00
bcostm
e446c26584
STM32 serial: use uart_name instead of uart_base
2018-01-29 17:23:20 +01:00
bcostm
7256af0d5b
STM32 serial: change serial_get_irq_n function for F4 devices
2018-01-29 17:23:20 +01:00
bcostm
172c02a856
STM32 serial: use get_uart_index function for F4 devices
2018-01-29 17:23:20 +01:00
bcostm
066da18e0d
STM32 serial: add get_uart_index utility function
2018-01-29 17:23:20 +01:00
bcostm
0efd33f010
STM32 serial: move init_uart function at the end of file
2018-01-29 17:23:20 +01:00
Cruz Monrreal
ebc8adbd4f
Merge pull request #5951 from jeromecoutant/PR_STDIO2
...
STM32 NUCLEO F413ZH and L433RC : STDIO configuration
2018-01-29 10:09:19 -06:00
bcostm
8ed0f26d80
Check cache before enabling it
...
The mbed_sdk_init can be called either during cold boot or during
application boot after bootloader has been executed.
In case the bootloader has already enabled the cache,
is is needed to not enable it again.
2018-01-29 16:04:46 +01:00
bcostm
5ad0887d7e
NUCLEO_F767ZI: Add bootloader support
2018-01-29 15:53:44 +01:00
bcostm
e933971f92
BL NUCLEO_F746ZG: change scb->vector assignment
2018-01-29 15:53:24 +01:00
bcostm
39cc300cd2
BL NUCLEO_F746ZG: enable bootloader
2018-01-29 15:53:12 +01:00
bcostm
e10e555520
BL STM32746xG: Update scatter/link files
2018-01-29 15:52:33 +01:00
Ashok Rao
e1d901204b
Add license info
2018-01-29 12:20:00 +00:00
jeromecoutant
8f647beacb
STM32 : set all PinMap structures as weak
...
This allow custom overwrites
2018-01-29 09:26:49 +01:00
Wilfried Chauveau
e6b19d838c
add support for STM32L443RC & WISE-1510
2018-01-26 17:06:39 +00:00
Cruz Monrreal
da6532e57a
Merge pull request #5857 from TomoYamanaka/master
...
Registration GR-LYCHEE board as a new mbed board
2018-01-26 10:50:44 -06:00
jeromecoutant
c9c6857c7c
STM32 NUCLEO F413ZH and L433RC : STDIO configuration
...
#5795 patches are missing for these 2 targets
STDIO_UART_TX and STDIO_UART_RX can be now user defined
2018-01-26 17:50:10 +01:00
Cruz Monrreal
dfa55336f5
Merge pull request #5907 from bcostm/fix_f0_usart_irq
...
STM32F0: fix issue with usarts sharing the same irq vector
2018-01-26 10:36:55 -06:00
Cruz Monrreal
ce87bdaf19
Merge pull request #5913 from DBS06/efm32_flash_api
...
Add missing EFM32 HAL flash init/deinit function calls
2018-01-26 10:35:35 -06:00
Cruz Monrreal
124fbf4c9b
Merge pull request #5918 from scamille/master
...
NXP LPC4088: Add missing SPI SSEL pin to Pinmap
2018-01-26 10:35:11 -06:00
Cruz Monrreal
215a043bac
Merge pull request #5923 from yangkunming99/rtl8195am_restructure_target_files
...
rtl8195am - restructure target folder
2018-01-26 10:34:04 -06:00
Cruz Monrreal
7576813a7c
Merge pull request #5934 from jeromecoutant/PR_F401
...
NUCLEO_F401RE : PeripheralPins file update
2018-01-26 10:32:56 -06:00
Cruz Monrreal
9d10c6a7ed
Merge pull request #5938 from jeromecoutant/PR_MTB
...
MTB_XX : STDIO configuration
2018-01-26 10:32:37 -06:00
jeromecoutant
7979f4d255
SMT32L4 : add missing ST HAL LPUART functions
...
To enable/disable UART Clock in Stop Mode
2018-01-26 16:24:54 +01:00
Mahesh Mahadevan
060daa99c9
NXP: Add support for MIMXRT1050_EVK
...
Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
2018-01-26 07:46:43 -06:00
Wilfried Chauveau
f8e88d7443
add support for the murata's module based on STM32L0
2018-01-26 12:26:25 +00:00
chrisyang
ab9fd64981
rtl8195am - add missing changes
2018-01-26 10:58:42 +08:00
drewcassidy
bc3d9380dc
add LOWPOWERTIMER and I2C_ASYNC to nrf51822 unified
2018-01-25 10:30:00 -08:00
Andrew Cassidy
8ba0943af0
move OSHCHIP to be with other nRF51 boards
2018-01-25 08:24:39 -08:00
Andrew Cassidy
8bf51ac159
remove redundent device_has
2018-01-25 08:24:39 -08:00
drewcassidy
5547a09f20
fix typo 😖
2018-01-25 08:24:39 -08:00
drewcassidy
e06d1db8ac
Add pinout diagram
2018-01-25 08:24:39 -08:00
drewcassidy
8cb421d585
Clean up board definition to conform to the target spec
2018-01-25 08:24:39 -08:00
drewcassidy
a6c69567ee
add board header files
2018-01-25 08:24:38 -08:00
drewcassidy
fe6b6af26c
Add target for OSHChip
2018-01-25 08:24:38 -08:00
jeromecoutant
c26db91a09
MTB_XX : STDIO configuration
...
Here is a proposition
- to align with other STM32
- and to remove compilation warnings :
[Warning] PeripheralNames.h@38,0: "STDIO_UART" redefined
2018-01-25 15:46:36 +01:00
jeromecoutant
e6ec285a6b
NUCLEO_F401RE : PeripheralPins file update
...
Default SERIAL pins are now available for ADC and PWM
when STDIO_UART_TX and STDIO_UART_RX are user defined
https://os.mbed.com/teams/ST/wiki/STDIO
Alternative pins have been also defined
2018-01-25 13:52:17 +01:00
Martin Kojtal
6d52c1c067
Revert "STM32F7: Add bootloader support"
2018-01-25 11:07:01 +00:00
bcostm
7ff1cf52c0
STM32F0 uart irq: test IT flags for usart3/4
2018-01-25 11:23:53 +01:00
bcostm
18659ab16b
STM32F0: manage better uart3 & 4 irqs
...
Manage the case where both uart3 and uart4 interrupts are arriving at the same time.
2018-01-25 11:15:55 +01:00
bcostm
eaa3e9d2b2
STM32F0 usart irq: fix issue with F070/F072
2018-01-25 11:15:55 +01:00
bcostm
b6c9178d88
STM32F0: fix usart irq management
2018-01-25 11:15:54 +01:00
Cruz Monrreal
a6892da126
Merge pull request #5903 from jeromecoutant/PR_F407_ARM
...
STM32F407 : correct ARM scatter file
2018-01-24 11:28:28 -06:00
chrisyang
c0a5ffb74d
rtl8195am - restructure target files
...
restructure target files to better sync with Ameba sdk base
2018-01-24 22:51:53 +08:00
Serge Camille
63664e11b9
NXP LPC4088: Add missing SPI SSEL pin to Pinmap
...
The Pin P5_3 (p31) was missing from the NXP LPC4088 SPI PinMap for SSEL.
Adding this Pin allows usage of SPISlave with SSP2 using the SSEL pin.
The pin and its SSP2_SSEL function is both documented in https://os.mbed.com/media/uploads/embeddedartists/lpc4088_qsb_pinning.xlsx as well as in UM10562 LPC408x/407x User manual Rev. 3 — 12 March 2014 chapter 7.4.1.4 Table 90 (https://www.nxp.com/docs/en/user-guide/UM10562.pdf ).
2018-01-24 13:29:43 +01:00
PHST
7719c25a99
Add missing EFM32 HAL flash init/deinit function calls
2018-01-24 08:20:38 +01:00
Cruz Monrreal
f1cf77fa44
Merge pull request #5844 from adustm/DiscoIot_L475_iarlink
...
ST-DISCO_L475VG_IOT01A: Improve SRAM use for IAR toolchain
2018-01-23 16:23:08 -06:00
Cruz Monrreal
11b9a3d940
Merge pull request #5890 from 0xc0170/fix_renesas_nvic
...
RZ_A1H: cmsis nvic include fix
2018-01-23 16:22:31 -06:00
Cruz Monrreal
8d7397884e
Merge pull request #5894 from bcostm/fix_serial_7bit
...
STM32: fix serial 7bit data format
2018-01-23 16:21:00 -06:00
Cruz Monrreal
669a85affa
Merge pull request #5898 from cmonr/ncs36510-disable-rtc
...
Disables RTC for NCS36510 since feature is blocking #5087 from building correctly, and issue will not be resolved soon (#5308 ).
2018-01-23 15:52:21 -06:00
Cruz Monrreal
de5c170eee
Merge pull request #5896 from jeromecoutant/PR_DEEPSLEEP
...
STM32LX : HAL_RCC_OscConfig update in PLL configuration
2018-01-23 14:58:12 -06:00
Cruz Monrreal
4c07c1c830
Merge pull request #5821 from bcostm/add_BL_nucleo-f746zg
...
STM32F7: Add bootloader support
2018-01-23 11:49:10 -06:00
Cruz Monrreal
892e5e1b74
Merge pull request #5809 from ashok-rao/MTB_MXChip
...
Add MTB MXChip EMW3166
2018-01-23 11:33:47 -06:00
jeromecoutant
3cefae203c
STM32F407 : correct ARM scatter file
...
Alignment with STM32Cube_FW_F4_V1.18.0 done
2018-01-23 12:41:35 +01:00
Cruz Monrreal II
a17e3d1ee2
Removed RTC as a supported peripheral for NCS36510
2018-01-22 14:46:44 -06:00
Cruz Monrreal
a33acaadf4
Merge pull request #4719 from iotvietmember/release_os_5
...
mbed Enabled certificate for the VBLUno51 board
2018-01-22 10:28:18 -06:00
bcostm
2cdc110747
STM32: fix serial 7bit data format
2018-01-22 15:43:50 +01:00
jeromecoutant
6086c51234
STM32LX : HAL_RCC_OscConfig update in PLL configuration
...
check PLL settings before retuuning error
2018-01-22 13:35:11 +01:00
bcostm
4d0535a1bf
NUCLEO_F767ZI: Add bootloader support
2018-01-22 11:11:27 +01:00
bcostm
6edcc1eba2
Check cache before enabling it
...
The mbed_sdk_init can be called either during cold boot or during
application boot after bootloader has been executed.
In case the bootloader has already enabled the cache,
is is needed to not enable it again.
2018-01-22 11:11:27 +01:00
bcostm
43f4b679c7
BL NUCLEO_F746ZG: change scb->vector assignment
2018-01-22 11:11:27 +01:00
bcostm
96dc537e10
BL NUCLEO_F746ZG: enable bootloader
2018-01-22 11:11:27 +01:00
bcostm
728e89dd03
BL STM32746xG: Update scatter/link files
2018-01-22 11:11:27 +01:00
ccli8
160f75d536
[NUC472/M487] Fix warning in crypto
2018-01-22 10:51:12 +08:00
Cruz Monrreal
47a128a5e5
Merge pull request #5882 from ashok-rao/br-MTB_Dragonfly
...
Add MTB MTS_Dragonfly as a new target.
2018-01-19 13:58:03 -06:00
TomoYamanaka
1469fcde41
RZ_A1LU: cmsis nvic include fix
...
To get cmsis nvic definitions, I added the process that include "cmsis_nvic.h" in cmsis.h.
Relation PR is #5890 .
2018-01-20 00:29:09 +09:00
Martin Kojtal
5554ab28b3
RZ_A1H: cmsis nvic include fix
...
To get cmsis nvic definitions, this header file should be included
in cmsis.h file.
Fixes #5886
2018-01-19 13:49:25 +00:00
TomoYamanaka
e8378effc8
Modify the arrangement of "{" that shows the function start
...
Regarding "{" that show the function start, I modified the the arrangement from right of function to new line.
2018-01-19 18:46:20 +09:00
TomoYamanaka
4bc79b0ecf
Add license header on top in reserved_pins.h
...
I modified the lack of license header in the below header files.
- targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/TARGET_MBED_MBRZA1H/reserved_pins.h
- targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_GR_LYCHEE/TARGET_MBED_MBRZA1LU/reserved_pins.h
2018-01-19 18:39:37 +09:00
Cruz Monrreal
1a3dae763c
Merge pull request #5858 from yangkunming99/relocate-image-header
...
RTL8195AM - move region headers to 0xb000 and 0xc000
2018-01-18 11:32:49 -06:00
Ashok Rao
9ee69854ff
Adding MTB MTS_Dragonfly as a new target
2018-01-18 17:08:59 +00:00
ccli8
f61d9d48c8
[NUC472/M453/M487/NANO130] Add gpio_is_connected
2018-01-18 17:33:03 +08:00
Martin Kojtal
c24eb5b092
Merge pull request #5862 from jeromecoutant/PR_LPT_ISSUE
...
STM32 LPT optimisation
2018-01-18 08:41:55 +00:00
Cruz Monrreal
635a82495c
Merge pull request #5834 from bcostm/PULL_REQUEST_CUBE_UPDATE_L4_V1.11.0
...
STM32L4: Update ST Cube HAL to V1.11.0
2018-01-16 16:36:37 -06:00
Cruz Monrreal
bf139eb4df
Merge pull request #5791 from bcostm/fx_can_filter
...
STM32 CAN: fix wrong ID and MASK filter
2018-01-16 16:21:21 -06:00
Cruz Monrreal
f01fbde3c5
Merge pull request #5795 from jeromecoutant/PR_USER_DEFINED_STDIO
...
STM32 STDIO pins number are now configurable
2018-01-16 16:15:17 -06:00
Cruz Monrreal
3cb9728ae7
Merge pull request #5854 from SiliconLabs/bugfix/rtc_overflow
...
Fix for Silicon Labs RTC
2018-01-16 16:07:43 -06:00
Cruz Monrreal
728f76d63e
Merge pull request #5855 from SiliconLabs/feature/new/allow_dcdc_override
...
Allow overriding of DCDC settings per target
2018-01-16 15:45:59 -06:00
Cruz Monrreal
671c2d7e90
Merge pull request #5346 from scartmell-arm/feature-hal-spec-critical-section
...
Add Critical Section HAL API specification
2018-01-16 12:49:38 -06:00
jeromecoutant
9fb865ae57
STM32 LPT optimisation
2018-01-16 15:16:13 +01:00
chrisyang
c9fc52166a
rtl8195am - reorder some defines properly in ota header file
2018-01-16 13:52:16 +08:00
TomoYamanaka
ae1eaa985f
Support TRNG function for GR-LYCHEE
...
I supported the TRNG function when target is GR-LYCHEE.
GR-LYCHEE generates TRNG by acquiring the random number of Wifi module(ESP32) incorporated in it using I2C.
2018-01-16 13:45:15 +09:00
TomoYamanaka
aa5da2cd2e
Add the definition for GR-LYCHEE in mbed_rtx.h
...
In mbed_rtx.h file, I added the definition for GR-LYCHEE to use the "Dynamic Heap" processing when the target is GR_LYCHEE.
2018-01-16 13:39:44 +09:00
TomoYamanaka
776b27cefb
Add startup processing having CMSIS5/RTX5 been available on GR-LYCHEE
...
For supporting to CMSIS5/RTX5, I added the start-up processing of 3 toolchains (ARMCC, GCC_ARM, IAR) and the register definition of RZ/A1LU specific.
In addition, I added the linker script files to implement the dynamic HEAP the same as GR-PEACH(RZ/A1H).
2018-01-16 13:34:35 +09:00
TomoYamanaka
47acc9e551
Add GR_LYCHEE as a new target board in terget.json, build_travis.py and tests.py
...
I added GR-LYCHEE's configuration in targets.json file. Also, I added GR_LYCHEE as a Renesas new target board in build_travis.py and tests.py.
2018-01-16 13:25:17 +09:00
Steven Cooreman
5d6c5dd81d
Fix for #5840
...
This commit fixes #5840 . Fix verified by running mbed_hal-lp_ticker test suite with preloaded RTC counter such that it wrapped in the middle of the suite.
Also removes explicit sleep blocking from the us_ticker implementation, since sleep blocking for us tickers is done at mbed HAL level now. This was causing one of the lp_ticker tests to fail.
2018-01-15 21:21:53 +01:00
Steven Cooreman
18c973f132
Allow overriding of DCDC settings per target
...
Allow custom targets to override the DCDC settings by defining EMU_DCDCINIT_STK_DEFAULT to target-specific initialization values.
2018-01-15 16:36:23 +01:00
Martin Kojtal
670077624d
Merge pull request #5749 from jeromecoutant/PR_LPT_LPTIM
...
STM32 LOWPOWERTIMER : introduce LPTIM feature
2018-01-15 15:25:54 +00:00
Martin Kojtal
2c6403e67f
Merge pull request #5787 from bcostm/dev_flash_f2
...
STM32: Add support of Flash API for STM32F2 devices
2018-01-15 15:24:13 +00:00
Martin Kojtal
2d83463f9c
Merge pull request #5813 from TomoYamanaka/master
...
Revise the structure in RZ_A1 related directory
2018-01-15 15:23:52 +00:00
Martin Kojtal
debca1f87c
Merge pull request #5824 from jeromecoutant/DEV_DISCO_F407
...
DISCO_F407VG : alignment with other STM32
2018-01-15 15:22:52 +00:00
chrisyang
a1b4b8f10a
rtl8195am - move region headers to 0xb000 and 0xc000
...
The new layout is as follows:
0x000000 - 0x008000 => bootloader
0x008000 - 0x00b000 => system sectors
0x00b000 - 0x00c000 => region1 header
0x00c000 - 0x00d000 => region2 header
0x00d000 - 0x010000 => reserved
0x010000 - 0x040000 => mbed file system
0x040000 - 0x120000 => region1 image
0x120000 - 0x200000 => region2 image
This is to ensure when daplink erases sections, both regions' headers
are erased properly.
2018-01-15 15:08:13 +08:00
adustm
5104f2d1cc
Improve SRAM use for IAR toolchain
...
Use the entire SRAM2 with NVIC buffer + stack
Increase HEAP size to 0x10000 in SRAM1
Increase the available SRAM1 by 0x2000
2018-01-12 15:49:27 +01:00
Ashok Rao
ec719bc2d9
Adding MTB ublox NINA-B1 as a new target
2018-01-12 13:08:27 +00:00
bcostm
d50c329c68
Use legacy CAN api
2018-01-12 11:17:29 +01:00
bcostm
06f097884c
Update stm32l4xxxx.h files
2018-01-12 11:11:32 +01:00
bcostm
a4f9012a0a
Update stm32l4xx.h files
2018-01-12 11:11:31 +01:00
bcostm
dda34ea206
Update system_stm32l4xx.c with latest version
2018-01-12 11:11:31 +01:00
bcostm
43a31557dc
Remove release notes file
2018-01-12 11:11:31 +01:00
bcostm
0448d64f62
Add more comments
2018-01-12 11:11:31 +01:00
bcostm
84577f9634
L4 ST CUBE V1.11.0
...
Update to STM32CubeL4 V1.11.0
Conflicts solved:
targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L433xC/device/stm32l433xx.h
targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L486xG/device/stm32l4xx.h
targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L496xG/device/stm32l496xx.h
targets/TARGET_STM/TARGET_STM32L4/TARGET_STM32L496xG/device/stm32l4xx.h
targets/TARGET_STM/TARGET_STM32L4/device/stm32l4xx_hal_conf.h
targets/TARGET_STM/TARGET_STM32L4/device/stm32l4xx_hal_def.h
targets/TARGET_STM/TARGET_STM32L4/device/stm32l4xx_hal_i2c.c
targets/TARGET_STM/TARGET_STM32L4/device/stm32l4xx_hal_spi.h
2018-01-12 11:11:31 +01:00
TomoYamanaka
3fddcc18da
Add "RZ_A1XX" label for commonizing in targets.json
...
I added the "RZ_A1XX" label for commonizing the setting in targets.json, and inherited in both RZ_A1H and VK_RZ_A1H.
2018-01-12 17:35:53 +09:00
TomoYamanaka
b92f75ad3c
Modify the lack of copyright to header files
...
I modified the lack of copyright in the below header files that I added for commonizing the RZ_A1 related files.
- targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_RZ_A1H/mbed_drv_cfg.h
- targets/TARGET_RENESAS/TARGET_RZ_A1XX/TARGET_VK_RZ_A1H/mbed_drv_cfg.h
2018-01-12 14:18:54 +09:00
Cruz Monrreal
b32828bc37
Merge pull request #5739 from pan-/nordic-new-client
...
BLE: Nordic pal client implementation
2018-01-11 10:26:47 -06:00
Cruz Monrreal
2c5fedc0b2
Merge pull request #5792 from jeromecoutant/PULL_REQUEST_CUBE_UPDATE_F0_V1.9.0
...
STM32F0 : ST CUBE version update to V1.9.0
2018-01-11 10:24:28 -06:00
Vincent Coubard
31053273c2
Nordic BLE: Fix stack event size
...
Read By group type response can return 4 descriptor discovered when the remote server have 4 descriptors with a 16 bit UUID. The handle, UUID pair get stored in a ble_gattc_desc_t that is 20 bytes long.
This PR increase buffer size to handle this use case.
2018-01-10 17:04:35 +00:00
jeromecoutant
0eede79e2b
DISCO_F407VG : alignment with other STM32
...
- clock source is now a user choice
- IAR tool chain is available
2018-01-10 15:01:29 +01:00
Steven Cartmell
643c8926d5
Remove counter from nordic critical HAL implementation
...
hal_critical_section_enter() is safe to call multiple times, however
hal_critical_section_exit() is only called on the last exit from a
critical section. This will cause a mismatch in the counter and the
interrupt state will never be restored if the critical section is
nested. Change this to a bool so that the interrupt save state is
tracked for hal_in_critical_section() to work correctly.
2018-01-09 15:35:12 +00:00
jeromecoutant
a816e93e9a
STM32 LOWPOWERTIMER : introduce LPTIM feature
...
STM32L0, L4, F7 and few F4 chip are supporting LPTIM feature.
We propose to allow user to use LPTIM for MBED LowPowerTimer API instead of using RTC wakeup timers.
By default, all targets that are supporting this feature have been configured.
2018-01-09 14:10:14 +01:00
Steven Cartmell
061795c489
Move in_critical_section implementation into the HAL
...
- Add function to HAL hal_in_critical_section()
- Wrap assert in FEATURE_UVISOR macro
2018-01-09 10:41:29 +00:00
TomoYamanaka
1b303ab5d6
Change the values of RZ_A1 related "extra_labels" in targets.json
...
As a result of revision of folder structure, I changed the values of "extra_labels" of RZ_A1-related in targets.json.
2018-01-09 18:25:12 +09:00
TomoYamanaka
8b7e2abdb7
Commonalize the files in "targets/TARGET_RENESAS/TARGET_RZ_A1XX" directory
...
I made be available in common whatever the board related to RZ_A1 in the below files.
- Since there are the table code of Pinmap differs for each board, I moved the code to "PeripheralPins" file for each board, and changed to include PeripheralPins.h.
analogin_api.c, can_api.c, gpio_irq_api.c, i2c_api.c, pinmap.c, port_api.c, pwmout_api.c, serial_api.c, spi_api.c and us_ticker.c
- Since there are some board-specific processes, I enclosed the processes with "#ifdef" and rearranged the functions to make be easier to enclose.
can_api.c, ethernet_api.c and serial_api.c
- Since there are the driver configuration values differs for each board, I added "mbed_drv_cfg.h" file for each board and defined macros for the values, and changed to refer to the macros.
can_api.c, gpio_api.c, pwmout_api.c and rtc_api.c
2018-01-09 18:20:50 +09:00
TomoYamanaka
6f851a820c
Revise the folder structure in "targets/TARGET_RENESAS" directory
...
In "targets/TARGET_RENESAS" folders, same as Cortex-M targets, I changed the folder structure to combine files that can be shared as RZ/A1 related.
And I renamed the folder name to "TARGET_RZ_A1XX" in order to make commonality explicit.
- "targets/TARGET_RENESAS" folder
<before>
\targets\TARGET_RENESAS\TARGET_RZ_A1H
\targets\TARGET_RENESAS\TARGET_VK_RZ_A1H
<after>
\targets\TARGET_RENESAS\TARGET_RZ_A1XX
2018-01-09 17:39:22 +09:00
ccli8
a68750473c
[M487] Support ECP H/W accelerator
2018-01-09 16:20:41 +08:00
Ashok Rao
c138dedf73
Adding MTB MXChip EMW3166 as a new target
2018-01-08 21:07:38 +00:00
Jimmy Brisson
a5f1426a44
Merge pull request #5794 from prashantrar/realtek-pr-online-compile
...
Commit to fix the Online compiler issue for ARM mbed-os on REALTEK_RT…
2018-01-08 10:38:43 -06:00
Jimmy Brisson
24b0387500
Merge pull request #5747 from jeromecoutant/PR_RTC_SLEEP
...
STM32 : Fix issue to exit deepsleep when RTC has not been initialized
2018-01-08 10:37:06 -06:00
Jimmy Brisson
cef1cc26d8
Merge pull request #5651 from gorazdko/ff_lpc546xx-add-ethernet
...
ff_lpc546xx: add enet, change led1 and led3 pins
2018-01-08 10:35:56 -06:00
Jimmy Brisson
737f75a68f
Merge pull request #5608 from productize/nucleo-f413zh
...
NUCLEO_F413ZH: Add support for the NUCLEO-F413ZH board
2018-01-08 10:35:27 -06:00
jeromecoutant
9c6e7c0fa0
STM32F4: STDIO_UART_TX and STDIO_UART_RX can be now user defined
...
NB for UBLOX targets: usb_rx and usb_tx config name are still available
in order to not break current applications.
2018-01-08 11:42:46 +01:00
jeromecoutant
59b4b228c4
STM32L4: STDIO_UART_TX and STDIO_UART_RX can be now user defined
2018-01-08 11:12:35 +01:00
jeromecoutant
7fa733e236
STM32L1: STDIO_UART_TX and STDIO_UART_RX can be now user defined
2018-01-08 11:12:24 +01:00
jeromecoutant
06e9fb6c9b
STM32L0: STDIO_UART_TX and STDIO_UART_RX can be now user defined
2018-01-08 11:12:17 +01:00
jeromecoutant
93b34070ed
STM32F7: STDIO_UART_TX and STDIO_UART_RX can be now user defined
2018-01-08 11:12:10 +01:00
jeromecoutant
a7bddff5cc
STM32F3: STDIO_UART_TX and STDIO_UART_RX can be now user defined
2018-01-08 11:12:04 +01:00
jeromecoutant
785862e69e
STM32F2: STDIO_UART_TX and STDIO_UART_RX can be now user defined
2018-01-08 11:11:57 +01:00
jeromecoutant
f97d84654e
STM32F1: STDIO_UART_TX and STDIO_UART_RX can be now user defined
2018-01-08 11:11:51 +01:00
jeromecoutant
88678315f1
STM32F0: STDIO_UART_TX and STDIO_UART_RX can be now user defined
2018-01-08 11:11:43 +01:00
Prashant Ravi
62667a4732
Fixing changes as requested
2018-01-08 10:49:46 +08:00
Prashant Ravi
f71de8a0d7
Commit to fix the Online compiler issue for ARM mbed-os on REALTEK_RTL8195AM
2018-01-06 00:00:50 +08:00
Steven Cartmell
e14bee5209
Fix potential race condition in critical section HAL API
...
Call underlying HAL implementation to enter critical section/disable interrupts
before incrementing the global critical section counter.
Modify HAL implementations to track first entrances to the critical section and
only update the saved state on first enter.
2018-01-05 14:55:58 +00:00
Steven Cartmell
3c9ae7bf1c
NRF51_DK: Add Critical Section HAL implementation
2018-01-05 14:55:57 +00:00
jeromecoutant
e4169b7a9e
STM32: update init procedure
...
- STDIO_UART define is no more used
- configuring a new serial with the same UART as STDIO is no more allowed
2018-01-05 15:16:38 +01:00
jeromecoutant
9f4bec2f2e
STM32F0 : ST CUBE version update to V1.9.0
...
- Previous ST Cube version: V1.7.0
- CMSIS part update from 2.3.1 to 2.3.3
- HAL part update from 1.5.0 to 1.7.0
2018-01-05 14:46:33 +01:00
bcostm
d96e76e7bd
STM32 CAN: fix wrong ID and MASK filter
2018-01-05 10:11:17 +01:00
ccli8
67386b9ebd
[NUC472/M487] Fix DMA input/output buffers are overlapped in AES alter.
2018-01-05 09:18:26 +08:00
ccli8
d96bcda606
[NUC472/M487] Fix indefinite loop in SHA alter.
2018-01-05 09:18:25 +08:00
ccli8
a00f8d0e8b
[NUC472/M487] Guard from reordering DMA wait and post-wait for crypto modules
2018-01-05 09:18:25 +08:00
ccli8
3a8c1aa687
[NUC472/M487] Use interrupt signal rather than polling to check operation completion in DES alter.
...
This is to be consistent with PRNG/AES.
2018-01-05 09:18:24 +08:00
ccli8
0c1098483f
[NUC472/M487] Refine flow control code between crypto start and crypto ISR
2018-01-05 09:18:24 +08:00
ccli8
e1fbf0f6a7
[NUC472/M487] Add comment for crypto_zeroize
2018-01-05 09:18:24 +08:00
ccli8
9edda18b0f
[NUC472] Update BSP crypto driver
2018-01-05 09:18:23 +08:00
ccli8
a0a8a955a9
[NUC472/M487] Strengthen crypto DMA buffer check
...
1. Catch incompatible buffer range, where buffer base = 0xffffff00 and buffer size = 0x100.
2. Add buffer size alignment check.
2018-01-05 09:18:21 +08:00
ccli8
b0228d020d
[NUC472/M487] Fix compile error as mbedtls is not included
...
Currently, trng_api.c is located in targets/ and AES/DES/SHA alter. are located in mbedtls/.
They have shared crypto code.
If they could locate at same location e.g. mbedtls/, the shared crypto code placement would be more reasonable.
2018-01-05 09:18:20 +08:00
ccli8
6464649c41
[NUC472/M487] Coordinate crypto interrupt handler among AES/PRNG
2018-01-05 09:18:20 +08:00
ccli8
d66074fecc
[NUC472/M487] Coordinate crypto init among AES/DES/SHA/PRNG
...
Add counter to track crypto init among crypto sub-modules. It includes:
1. Enable crypto clock
2. Enable crypto interrupt
As counter gets zero, crypto clock is disabled to save power.
2018-01-05 09:18:18 +08:00
Jimmy Brisson
af9e07357a
Merge pull request #5740 from ashok-rao/master
...
Adding MTB ublox ODIN W2 as a new target.
2018-01-04 10:05:02 -06:00
Jimmy Brisson
7bdbdbe1eb
Merge pull request #5703 from dave-wu/cog-adc-fix
...
AD: Fix ADC driver
2018-01-04 10:02:32 -06:00
Jimmy Brisson
324e53b770
Merge pull request #5697 from bcostm/dev_flash_f3
...
STM32: Add support of Flash API for STM32F3 devices
2018-01-04 10:00:41 -06:00
Jimmy Brisson
e9c76bb85e
Merge pull request #5606 from nvlsianpu/bugfix/nrf52840_tickless
...
Enable tickless on nRF52840
2018-01-04 09:53:48 -06:00
Jimmy Brisson
b2495c7a8d
Merge pull request #5595 from nvlsianpu/bugfix/nordic_critical_section
...
fix nordic critical section
2018-01-04 09:52:32 -06:00
Jimmy Brisson
62a7ecddd3
Merge pull request #5570 from jeromecoutant/PR_STDIO
...
STM32 UART init update
2018-01-04 09:50:18 -06:00
Jimmy Brisson
432e5bf436
Merge pull request #5253 from amq/patch-3
...
Add missing device_name for targets with bootloader
2018-01-04 09:47:41 -06:00
bcostm
058f011254
STM32F1: Remove flash functions doc
2018-01-04 15:43:54 +00:00
bcostm
ca24ee4cd7
STM32F0: Remove flash functions doc
2018-01-04 15:43:54 +00:00
bcostm
a47f9b3480
STM32F0: Add Flash API support
2018-01-04 15:43:54 +00:00
bcostm
6f5d8ff92e
STM32F1: Add Flash API support
2018-01-04 15:43:54 +00:00
bcostm
0d3e189545
STM32F2: Remove flash functions doc
2018-01-03 15:26:10 +01:00
bcostm
c86f1efd9c
STM32F2: Add Flash API support
2018-01-03 15:26:10 +01:00