ARMmbed
/
mbed-os
mirror of https://github.com/ARMmbed/mbed-os.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
9,259 Commits
52 Branches
336 Tags
624 MiB
Commit Graph

9259 Commits (cb69b98fcd1fa30f33c2926423459473e4d7eb8c)

Author SHA1 Message Date
cyliangtw c629eba27a Fix warnings in aes_alt 2016-10-11 10:55:08 +08:00
cyliangtw 11c05afc62 support mesh in IAR tool chain 2016-10-11 10:55:08 +08:00
cyliangtw a1b383a604 support mesh in GCC tool chain 2016-10-11 10:55:08 +08:00
cyliangtw 82ef4ef047 remove warnings 2016-10-11 10:55:08 +08:00
ccli8 21e8c5bd52 [M453] Fix warnings generated by armcc 2016-10-11 10:55:08 +08:00
ccli8 a9d65e46a3 [NUC472] Fix warnings generated by armcc 2016-10-11 10:55:08 +08:00
ccli8 dfc32409a9 [NUC472/M453] Refine comment for two-region model 2016-10-11 10:55:08 +08:00
ccli8 107d6336b2 [NUC472/M453] Disable GPIO IRQ debounce by default 
Some application requires GPIO IRQ to be low latency. To complement it, open up GPIO IRQ debounce configuration through mbed_lib.json.
 2016-10-11 10:55:08 +08:00
ccli8 ef36f2f04f [NUC472/M453] Refine us_ticker.c code 2016-10-11 10:55:08 +08:00
cyliangtw 504465796a move aes ZI data into external SRAM for mbed client example 2016-10-11 10:55:08 +08:00
ccli8 da15379907 [NUC472/M453] Remove fix of lp_ticker wrap-around 
The original fix cannot handle both wrap-around and scheduled alarm behind now well.
Leave wrap-around as known issue.
 2016-10-11 10:55:08 +08:00
ccli8 9b7642d783 [NUC472/M453] Fix us_ticker/lp_ticker alarm error 
Error occurs as newly scheduled alarm is behind now due to signed/unsigned comparison pitfall:
-1 < 1u ==> 0 or 1
 2016-10-11 10:55:08 +08:00
ccli8 516efa371e [NUC472/M453] Fix greentea lp_ticker failed tests 2016-10-11 10:55:08 +08:00
cyliangtw dee2f276ef aes_alt support GCC 2016-10-11 10:55:08 +08:00
ccli8 0ab2d44761 [NUC472] Fix no wait for finish of SHA block process 2016-10-11 10:55:08 +08:00
ccli8 cf3d6e06d8 [NUC472] Fix SHA accelerator errors 
1. Fix clone SHA context error. Convert SHA H/W context to SHA S/W context due to just one instance of SHA H/W.
2. Fix partial update error.
 2016-10-11 10:55:08 +08:00
cyliangtw f332ef7a8f Improve HW AES CFB mode performance for byte cnt non-word alignment 2016-10-11 10:55:08 +08:00
cyliangtw be9e74b4b4 Support block chain & partial block in HW AES CFB mode 2016-10-11 10:55:08 +08:00
cyliangtw ab5996a2ef Support HW AES CBC block chain & AES CFB 2016-10-11 10:55:08 +08:00
ccli8 591a54c10d Integrate AES S/W algorithm for verifying NUC472 AES accelerator 2016-10-11 10:55:08 +08:00
ccli8 0a966e70e3 Organize NUC472 crypto files 2016-10-11 10:55:08 +08:00
ccli8 2bcb1f7a16 Fix aes compile error with gcc 2016-10-11 10:55:08 +08:00
ccli8 c4605e5237 Integrate NUC472 SHA accelerator 2016-10-11 10:55:08 +08:00
cyliangtw 1eabed0322 Integrate NUC472 AES 2016-10-11 10:55:08 +08:00
ccli8 7fbd2b607e Integrate NUC472 DES/TDES accelerator 2016-10-11 10:55:08 +08:00
ccli8 aa4e880b4a Fix USB re-plugin not detected in NUMAKER_PFM_NUC472 2016-10-11 10:55:08 +08:00
ccli8 537beb5837 NUMAKER_PFM_M453 support for USB host 2016-10-11 10:55:08 +08:00
ccli8 b95478015b Support NUMAKER_PFM_M453 2016-10-11 10:55:08 +08:00
ccli8 8ba94e2e4a Remove sal-stack-lwip.a from IAR linker configuration file 
Locate *lwip_* in XRAM to fix IRAM OOM
 2016-10-11 10:55:08 +08:00
ccli8 69f4a200c0 Add NUC472 support for USBH 2016-10-11 10:55:08 +08:00
andreas.larsson 84a25e72f7 Fixed wrong stack pointer 2016-10-10 18:55:46 +02:00
Sam Grove f5fb485dcd Merge pull request #2967 from viquiram/master 
Modify the flash size for Nucleo L073RZ.
 2016-10-10 10:35:59 -05:00
Sam Grove c0c2563580 Merge pull request #2964 from bulislaw/fix_csv_quoting 
Fix file path quoting while constructing CSV file in memmap.py
 2016-10-10 10:35:44 -05:00
Sam Grove 8d6e358387 Merge pull request #2947 from bcostm/adcintch_L4 
STM32L4xx - Add support of ADC internal channels
 2016-10-10 10:35:18 -05:00
Sam Grove 4297042096 Merge pull request #2932 from bcostm/adcintch_F4 
STM32F4xx - Fix issue with ADC internal Temperature and VBat channels.
 2016-10-10 10:35:06 -05:00
Sam Grove 085dd0925a Merge pull request #2921 from bcostm/serialFC_F0 
STM32F0xx - Add missing UART_RTS/CTS pins for Serial Flow Control
 2016-10-10 10:34:48 -05:00
adustm 7bb611748b Fix typo 2016-10-10 17:06:57 +02:00
Andrzej Puzdrowski 8302ce0625 Fix - Remove unwanted changes to the legacy nrf51822 target (caused by rebase). ad applied them to 
to regular targets.
Fix a typo and polish nordic's code.
 2016-10-10 16:50:03 +02:00
andreas.larsson cb97f5dc7f Enabled TRNG functionality for UBLOX_EVK_ODIN_W2 target. 2016-10-10 15:42:47 +02:00
jeromecoutant 62160b7685 Increase serial init timeout value 2016-10-10 15:37:54 +02:00
Andrzej Puzdrowski 1ca0918996 nRF52 - switch irq priorities of driver handlers to level (APP_IRQ_PRIORITY_LOWEST) 7. 
This is fix for bad settings inherited from nRF5 SDK. It might caused eroneus behavior when nrf_drv API were called form irq context etc.
 2016-10-10 14:00:29 +02:00
Alessandro Angelino f818aa17a2 EFM32: Add support for uVisor 2016-10-10 11:43:56 +01:00
Alessandro Angelino b01b7c5019 EFM32: Use SECURE_ACCESS to access the ROM table 
To allow enabling of uVisor on EFM32, the ROM table must be accessed
through the CMSIS-provided SECURE_ACCESS macro.
 2016-10-10 11:43:56 +01:00
Alessandro Angelino d1ad26f7ea EFM32: Make NVIC functions virtualizable 
With CMSIS 5, the NVIC functions are virtualizable. Rename the EFM32
NVIC functions to support being virtualized.
 2016-10-10 11:43:56 +01:00
Martin Kojtal 8f492a20a7 Merge pull request #2920 from LMESTM/fix_pull_overwrite 
STM32F4: Fix pull overwrite
 2016-10-10 10:23:55 +01:00
Martin Kojtal d38d82bbab Merge pull request #2946 from bcostm/adcintch_L0 
STM32L0xx: Add support of ADC internal channels
 2016-10-10 10:17:06 +01:00
Martin Kojtal d6389a4b8b Merge pull request #2963 from bulislaw/master 
DNS: Fix return value for successful name resolutions
 2016-10-10 09:41:41 +01:00
bcostm c1485fe88a Add SERIAL_FC for STM32F0xx platforms in targets.json 2016-10-10 10:39:23 +02:00
Andrzej Puzdrowski 2ea0c8a57c NRF5: Reduce vector table size in FLASH by cutting unused endians. 
Move to one IAR startup code for both varaint of RAM (16 KB & 32 KB).
 2016-10-10 10:38:40 +02:00
bcostm 246528fe85 Add UART_RTS/CTS pins 2016-10-10 10:23:47 +02:00