ARMmbed
/
mbed-os
mirror of https://github.com/ARMmbed/mbed-os.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
21,589 Commits
52 Branches
336 Tags
624 MiB
Commit Graph

188 Commits (17b0d4e295362b59fc6ea095212f67f4aa533c6f)

Author SHA1 Message Date
Anna Bridge 70956ee9bb
Merge pull request #8955 from ARMmbed/dreemkiller_LPC54608_fix 
Bug fix for UART issue on LPC54608 - issue #7398
 2018-12-24 12:54:54 +00:00
fluidblue 96b345444b Removed GCC_CR toolchain for LPC11U68 2018-12-17 15:54:13 +01:00
Fluidblue c9eb60c6e2
Prevent multiple __aeabi_atexit definition linker error (GCC_CR) 2018-12-17 15:01:00 +01:00
Fluidblue 69ef8043a6
Prevent multiple __aeabi_atexit definition linker error (GCC_ARM) 2018-12-17 15:00:27 +01:00
JojoS62 cb72db2249 fixed wrong __StackTop calculation 
StackTop calculation was not adjusted when ram size was increased by using al 3 ram regions.
This caused memory allocation failures althogh enough free heap was reported
 2018-12-05 14:50:52 +01:00
Derek Miller d1ae8b2604 Bug fix for UART issue on LPC54608 - issue #7398 2018-12-03 16:17:49 -06:00
Mahesh Mahadevan 49c9f7f73d LPC546XX: Fix build failure due to incorrect merge 
Commit ab84d2bf33 missed including
qspi_device.h file

Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-11-27 09:42:52 -06:00
Jimmy Brisson 75200144ad Update mbed_rtx.h switch for new target naming 2018-11-19 09:37:17 -06:00
Jimmy Brisson ab84d2bf33 *LPC546XX: Finish MCU Refactoring 
### Description

The Mbed 2 release was broken for FF_LPC546XX as it would include
the entire mbed 2 build of the LPC546XX. This PR seperates these 2
builds completely by:

 * Removing non-shared extra labels from the MCU_LPC546XX target
 * Moving the target implementation to a shared target directory

### Pull request type

    [x] Fix
    [ ] Refactor
    [ ] Target update
    [ ] Functionality change
    [ ] Breaking change
 2018-11-19 09:37:17 -06:00
Martin Kojtal 00c5b56e32
Merge pull request #8683 from NXPmicro/feature-qspi-lpc546xx 
Feature qspi lpc546xx
 2018-11-19 13:11:44 +00:00
Mahesh Mahadevan f8f9faa841 LPC566XX LPCXpresso: Update to add QSPI support 
Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-11-16 07:56:29 -06:00
Mahesh Mahadevan 4bbf0025b8 LPC MCUXpresso: Add QSPI support 
Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-11-16 07:56:28 -06:00
Mahesh Mahadevan fffb37534e LPC546XX: Update the SPIFI SDK driver 
Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-11-14 09:00:34 -06:00
Mahesh Mahadevan d5cf53aba1 MIMXRT1050_EVK: Update the SDK clock driver 
This fixes build failures seen with GCC_ARM

Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-11-14 07:13:07 -06:00
Mahesh Mahadevan 12c6b1bd88 MIMXRT1050EVK: Add ENET support 
Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-11-14 07:13:07 -06:00
Cruz Monrreal II b353136da1 Merge branch 'Fix_LPC_Flash_Driver' of ssh://github.com/NXPmicro/mbed into rollup 2018-11-08 13:24:26 -06:00
David Saada 542744d03c Support erase value in Flash HAL drivers, FlashIAP and block devices 2018-11-07 14:23:07 +02:00
Mahesh Mahadevan 48d4a45345 MCUXpresso: Update LPC Flash driver program page function 
Handle the case where the number of bytes to write is not aligned
to page size

Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-10-24 08:20:00 -05:00
Martin Kojtal 5b25b6643d
Merge pull request #8478 from JarkkoPaso/fhss_timer_dev 
Fhss timer dev
 2018-10-24 09:43:13 +01:00
Jarkko Paso de2fce2104 LPC408X: Cstack size reduced from 8K to 1K with IAR 2018-10-23 15:09:12 +03:00
Mahesh Mahadevan 118bde5a14 LPC54608: Raise the core freq on LPC54608 targets 
This is incorrectly set to a lower value

Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-10-19 12:49:28 -05:00
Cruz Monrreal 9f98d39d1f
Merge pull request #8122 from thesupershan/master 
LPC1768 us_ticker.c timer choice
 2018-10-10 11:07:26 -05:00
Cruz Monrreal 73f1d4cabd
Merge pull request #8186 from deepikabhavnani/freescale_align_fix 
Freescale/NXP: Fix alignment of execute region to 8byte boundary
 2018-10-10 08:43:51 -05:00
Martin Kojtal c48c2ec89f
Merge pull request #7998 from NXPmicro/MIMXRT1050_Add_RTC 
MIMXRT1050_EVK: Add RTC support
 2018-10-01 11:47:10 +02:00
Martin Kojtal b1011bf12e
Merge pull request #7896 from alrodlim/master 
Fix pin names of MIMXRT1050 I2C pins
 2018-10-01 11:43:43 +02:00
Cruz Monrreal b3fe04f68a
Merge pull request #8099 from NXPmicro/Fix_MXRT_PWM 
MIMXRT1050_EVK: Fix the PWM Hal driver
 2018-09-26 11:38:56 -05:00
alrodlim 7d9263d2ef Move I2C pins definition so that A4 and A5 are defined before using them 2018-09-24 09:46:11 -05:00
Deepika c673d5344c NXP: Fix alignment of execute region to 8-byte boundary 
--legacyalign, --no_legacyalign are deprecated from ARMC6 compiler, in order to
remove deprecated flags all linker files (GCC and IAR as well to have uniformity)
should strictly align to 8-byte boundary
 2018-09-19 09:45:46 -05:00
Martin Kojtal 8604f80a8e
Merge pull request #8010 from NXPmicro/NXP_Fix_UART_Parity_Sel 
NXP: Update serial driver's parity handling
 2018-09-17 14:46:58 +02:00
thesupershan e5000abd93 Merge pull request #1 from thesupershan/lpc1768-us-ticker 
choose which lpc1768 timer to use for us_ticker.c
 2018-09-13 11:56:58 -07:00
Aleshandre Diaz 190803ae6a choose which lpc1768 timer to use for us_ticker.c 2018-09-13 05:57:13 -07:00
Mahesh Mahadevan 3661dc7e71 MIMXRT1050_EVK: Fix the PWM Hal driver 
1. Add Pin defines for missing PWM pins
2. Update the hal to account for the number of PWM instances
3. Fix the register reload policy
4. Configure the XBAR to put the PWM fault inputs in inactive state

Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-09-12 08:52:39 -05:00
Cruz Monrreal ff1a0ede1f
Merge pull request #7995 from yossi2le/revert-pinnames-files 
Reverting PinNames.h after PR #7774 changes
 2018-09-06 13:20:43 -05:00
Mahesh Mahadevan 16ff8e7369 NXP: Update serial driver's parity handling 
This is a fix for issue 6305. This fix set the default
parity value to NONE.

Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-09-05 13:30:36 -05:00
Cruz Monrreal dc45990a58
Merge pull request #7904 from NXPmicro/MIMXRT1050_Fix_Spi 
MIMXRT1050_EVK: Update SPI HAL driver
 2018-09-05 09:18:58 -05:00
Mahesh Mahadevan a8fca70fa9 MIMXRT1050_EVK: Add RTC support 
Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-09-05 08:29:37 -05:00
Yossi Levy acfda5895e Changes in PR #7774 of PinNames.h should be reverted. This commit reverts those files excpet for K82F and K64F which are left as an example 2018-09-05 14:13:05 +03:00
Yossi Levy ed8e170d15 Moving SD, SPIF and FLASHIAP into mbedos and refactoring features storage directory structure. 2018-08-29 12:01:11 +03:00
Mahesh Mahadevan 2bc140e978 MIMXRT1050_EVK: Update SPI HAL driver 
Use a different SDK API to write to the SPI Bus

Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-08-27 14:20:49 -05:00
alrodlim 90689c3191 fixed pin names of I2C pins 2018-08-27 07:29:07 -05:00
Mahesh Mahadevan f71004cf89 MIMXRT1050: Fix I2C Byte transfer functions 
1. Added a flag to issue START command
2. Do not send START command inside i2c_start function as
   the LPI2C hardware will issue a STOP on reception
   of a NACK
3. Remove the i2c_address global variable, this is not
   required

Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-08-21 10:25:00 -05:00
Mahesh Mahadevan 64e5eb01d2 MIMXRT1050_EVK: Update the I2C driver 
1. Remove the repeated_start flag and code as this is not needed
   for the LPI2C module
2. Enable the SION bit on the I2C pins
3. Enable 22K Pullup option of the I2C pins
4. Update the 0 byte write implementation to ensure the START
   command gets flushed out of the FIFO

Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-08-17 15:03:35 -05:00
Mahesh Mahadevan 74c96b6359 MXRT1050_EVK: Sleep: add pre/post processing steps 
Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-08-06 11:55:32 -05:00
Mahesh Mahadevan e18e0f12f4 MXRT1050_EVK: Ensure certain low power function are linked to internal memory 
Low power functions related to powering off FLEXSPI and SDRAM needs
to be copied to internal memory

Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-08-06 11:55:13 -05:00
Mahesh Mahadevan a1d8298057 MIMXRT1050_EVK: Add Low Power Manager files 
This is needed to support different Low-Power modes available
in MXRT1050

Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-08-06 10:36:16 -05:00
Przemyslaw Stekiel ace821017f Add implementation of ticker_free() function to CI boards. 
This PR provides implementation of ticker_free() function for the following boards:
ARCH_PRO
EV_COG_AD3029LZ
EV_COG_AD4050LZ
K22F
K64F
K82F
KW24D
KW41Z
LPC546XX
NRF51_DK
NRF52_DK
NUCLEO_F207ZG
NUCLEO_F401RE
NUCLEO_F429ZI
NUCLEO_F746ZG
REALTEK_RTL8195AM
 2018-08-02 09:48:10 +02:00
Przemyslaw Stekiel c0ee843d63 Add lp/us ticker_free() functions stub. 
This patch adds only empty stubs of `us_ticker_free()` and `lp_ticker_free()` for all boards where these functions are not implemented.
 2018-07-25 08:58:38 +02:00
Cruz Monrreal 69d8c0bac3
Merge pull request #7429 from codeauroraforum/MXRT_Fix_AnalogIn 
MXRT1050: Ensure the pins are in input mode for analogin
 2018-07-06 11:24:40 -05:00
Mahesh Mahadevan 19b6ef2e87 MXRT1050: Ensure the pins are in input mode for analogin 
Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-07-05 17:23:07 -05:00
Mahesh Mahadevan c24d158fb4 MIMXRT1050_EVK: Move clock enable after check of pin 
Enable clock could return an error if pin is NC

Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
 2018-07-05 10:59:00 -05:00