Lin Gao
42c4d840c2
Add CC3220SF_Launchxl to Mbed OS
2019-08-23 11:37:41 +01:00
Michal Paszta
08f77e1007
Coverity and compilation warnings fixes
2019-08-12 08:42:56 +01:00
Michal Paszta
dc55dae623
Bring back SPIF module-specific debug logs
...
The logs are switched off by default and can be enabled with a
module-specific compile switch in mbed_app.json.
Logs brought back from PR #10501
2019-08-12 08:35:16 +01:00
int_szyk
ef369dd926
Newline at the end of files
2019-08-12 08:32:07 +01:00
int_szyk
6d38596a27
Updated testcases
2019-08-12 08:32:06 +01:00
Qinghao Shi
07ce302129
FastModel: change FVP_MPS2_M3 to FVP_MPS2 enable the MPS2 Family
2019-07-11 11:40:54 +01:00
Qinghao Shi
1d98d2adc2
FastModel: enable FLASHIAP componment
2019-07-11 11:40:54 +01:00
Marten Lootsma
50eae59dd9
Changed to one more info to debug
2019-07-11 11:40:52 +01:00
Marten Lootsma
54cebf9116
Add trace logging with size of block device
2019-07-11 11:40:52 +01:00
Marten Lootsma
839b23194b
Cleaned up SPIF trace log.
...
- Test most SPIF log to DEBUG level.
- Removed DEBUG/ERROR/INFO tags.
- Removed not needed line endings.
2019-07-11 11:40:52 +01:00
Marten Lootsma
76f464ca4e
Fixed astyle error and removed duplicated comment
2019-07-11 11:40:51 +01:00
Marten Lootsma
ff9ad704f1
Added support for SPIF of size bigger than 16Mbyte
...
- checks if size is bigger than 16Mbyte
- changes to 4 byte address mode of neccessary
2019-07-11 11:40:51 +01:00
David Saada
fb663699cd
Remove excessive info and debug prints in SPIF driver.
2019-07-11 11:39:48 +01:00
Chris Snow
157debffa6
Change erase size to pages to reduce memory usage
2019-05-15 16:23:16 -06:00
Martin Kojtal
3ea1c56124
Merge pull request #10147 from kjbracey-arm/atomic_bitwise
...
Assembler atomics
2019-05-13 14:18:05 +01:00
Anna Bridge
97e1c9cbaf
Merge pull request #10287 from linlingao/pr10177
...
Enable MTS_DRAGONFLY_F411RE to register with Pelion
2019-05-10 16:21:46 +01:00
Lin Gao
438a52f15a
Fix handoff issue from the bootloader to the application on MTS_DRAGONFLY_F411RE
2019-05-02 11:25:19 -05:00
Ben Cooke
3d68a53b81
Correct the default pins for the spi flash for the mts dragonfly - on behalf of Ben C.
2019-05-02 11:25:19 -05:00
Ryan Morse
a8570ffe6c
Added support for QSPI to Cypress Boards
2019-05-01 07:09:58 -07:00
Kevin Bracey
87396e0bf6
Assembler atomics
...
Reimplement atomic code in inline assembly. This can improve
optimisation, and avoids potential architectural problems with using
LDREX/STREX intrinsics.
API further extended:
* Bitwise operations (fetch_and/fetch_or/fetch_xor)
* fetch_add and fetch_sub (like incr/decr, but returning old value -
aligning with C++11)
* compare_exchange_weak
* Explicit memory order specification
* Basic freestanding template overloads for C++
This gives our existing C implementation essentially all the functionality
needed by C++11.
An actual Atomic<T> template based upon these C functions could follow.
2019-04-26 13:12:35 +03:00
Martin Kojtal
6081727cbf
Merge pull request #10115 from enebular/raven
...
Uhuru RAVEN: Adding platform HAL
2019-04-04 11:05:23 +02:00
Martin Kojtal
040388370f
Merge pull request #10171 from offirko/offir_qspi_bus_mask_fix
...
Fix QSPIF Bus mode mask and quad enable write SR size
2019-04-01 11:17:23 +02:00
Offir Kochalsky
15fdb6ea7e
Update QSPIFBlockDevice.cpp
2019-03-29 17:37:00 +03:00
offirko
e8e0fb4fdf
If QER is undefined: do nothing but log warning and continue
2019-03-28 10:18:16 +02:00
jk
23cb826314
Add definition of RAVEN
2019-03-27 17:02:55 +09:00
Ari Parkkila
a6c44f87b0
SPIF: Fix SPI_FREQ for MTB_ADV_WISE_1570
2019-03-21 01:11:40 -07:00
offirko
1a4c11e3b5
Fixed Bus Mode bit mask to select best mode.
...
When setting Quad Enable, either SR1, SR2 or CR setup is required.
Either way register size is up to 2 bytes.
2019-03-20 15:24:46 +02:00
offirko
ce5194f2f8
Fix Bus mode mask and status register write size in
...
some modes in quad enable
2019-03-20 14:27:49 +02:00
Amir Cohen
4d6240d26e
Add flashiap block device comment
2019-03-18 14:34:00 +02:00
Amir Cohen
7fac0722a4
Fix functionality for FlashIAPBD & SlicingBD
...
Due to discovery of inconsistent sector sizes in devices storage the is_valid_erase function was adjusted,
For FlashIAPBD the 'code size' was included to the calculation, preventing faulty "virtual" addresses calculation.
For SlicingBD the same error was fixed and in all 3 validation functions that sent addresses for validation and program/read/erase
different addresses.
2019-03-14 17:46:10 +02:00
Kevin Bracey
c368021e37
SPIFBlockDevice.h: include SingletonPtr.h
...
SPIFBlockDevice was using SingletonPtr without an include,
and only getting it via SPI.h.
Spotted while changing SPI to not use SingletonPtr - now
abandoned, but still this shouldn't have been relying on it.
2019-03-01 14:33:33 +02:00
Amir Cohen
5c7f6cb755
Merge SPIF & QSPIF components test to general block device tests
...
The SPIF and QPIF components tests are fully merged into general block device tests and were deleted
2019-02-26 10:28:45 -06:00
Deepika
d2e11966fc
Revert "rand() by default does increment of 1, randomizing more"
...
This reverts commit f7a6d254f6
.
2019-02-26 09:21:19 -06:00
Deepika
f7a6d254f6
rand() by default does increment of 1, randomizing more
...
Random number generation in case of IAR 8, requires TLS support.
Thread local storage is not part of Mbed OS, test is updated to have random
numbers sparse, but in future random number creation should be moved to main
thread, or use some other logic for randomization instead of rand() call.
2019-02-22 16:44:54 -06:00
offirko
be1c887477
Ensure unique block address for multi threaded test.
...
The addresses dont have to change each run, just be unique.
Because address seeds repeat themselves each run, rand() will
produce repeating results that should not collide between
different threads.
2019-02-11 14:41:41 +02:00
Cruz Monrreal
ffc52e6a5e
Merge pull request #9478 from deepikabhavnani/refactor_sd
...
Refactor storage components
2019-01-31 10:21:38 -06:00
Cruz Monrreal
39d46280e2
Merge pull request #9475 from davidsaada/david_flashiap_no_default
...
FlashIAP Block device: Assert if default constructor is used without setting config parameters
2019-01-31 10:21:20 -06:00
deepikabhavnani
2952735ac0
Moved util (common test folder) inside the TESTS directory
...
Util was common test folder, which was kept outside as we had
no mechanism to have common files for various tests in tools.
Now same can be achieved by having COMMON folder inside tests
directory
2019-01-30 16:51:05 -06:00
deepikabhavnani
0d6bd2798f
Moved `mbed_lib.json` outside config folder
...
This is to have consistency across all storage components
2019-01-30 16:51:05 -06:00
Martin Kojtal
88d7ef155b
Merge pull request #9531 from theamirocohen/remove_flashiap_tests
...
Remove COMPONENT_FLASHIAP tests
2019-01-30 09:57:35 +01:00
Martin Kojtal
1031e2d464
Merge pull request #9236 from jeromecoutant/PR_SD_TEST
...
COMPONENT_SD tests update for small RAM targets
2019-01-30 09:54:41 +01:00
Amir Cohen
35df2de703
Remove COMPONENT_FLASHIAP tests
...
FlashIAPBlockDevice LittleFS ‘fopen’ falls on nightly tests
LittleFS test on FlashIAP is not relevant and thus removed
2019-01-29 13:54:40 +02:00
Cruz Monrreal
1b1c108528
Merge pull request #9484 from offirko/offir_test_fopen_fixes
...
Start Component SD test by formatting SD Card
2019-01-24 13:28:33 -06:00
offirko
0bf071809c
Start test by formatting SD Card, otherwise FATFS mount might fail
...
Fix Jira: IOTSTOR-752
2019-01-24 12:44:04 +02:00
j3hill
2a72bb67a3
NRF5x: QSPI SFDP read implementation
2019-01-23 10:24:02 -06:00
j3hill
e9f08cb4d4
NRF5x: min read/write implementation
2019-01-23 09:55:27 -06:00
David Saada
22309c93d0
FlashIAP BD: Assert if default constructor is used w/o config change
2019-01-23 16:30:36 +02:00
Cruz Monrreal
0c85d441d2
Merge pull request #9408 from evva-sfw/feature/SPIF_ULBPR
...
SPIF - Fix command to unlock Global Block-Protection register
2019-01-22 23:59:21 -06:00
jeromecoutant
f3ba34a344
DIRS and SEEK SD tests update for small RAM targets
...
Test buffer size can now be specified for each target
2019-01-18 09:23:40 +01:00
Philipp Steiner
f0ec813d71
Update Comments
2019-01-17 11:13:16 -06:00