Martin Kojtal
32675cc6ac
Merge pull request #11874 from fkjagodzinski/armc6_build-enable_lto_for_release
...
ARMC6: Add a build profile extension with the link-time optimizer enabled
2020-02-05 14:42:16 +00:00
Martin Kojtal
e3ad1cae55
Merge pull request #12334 from AriParkkila/cell-c030-r412m
...
Update cellular drivers/tests for UBLOX_C030_R412M
2020-02-05 12:50:11 +00:00
Martin Kojtal
841b846b46
Merge pull request #12362 from ABOSTM/L0_CUBE_HAL_REWORK_NO_MORE_OVERRUN
...
TARGET_STM: L0 CUBE SPI async mode send next byte after previous one is read
2020-02-05 10:17:13 +00:00
Martin Kojtal
cee2a352a7
Merge pull request #12357 from ABOSTM/F103_ADC3_NOT_SUPPORTING_COMMON_SETTINGS
...
TARGET_STM32F1: don't set ADC common register when ADC doesn't support it
2020-02-04 15:24:51 +00:00
Alexandre Bourdiol
315220832f
TARGET_STM: L0 CUBE SPI async mode send next byte after previous one read
...
In STM32 Cube HAL, in interrupt mode (async),
2 bytes can be prepared in hardware registers without any read
(1 in regular register, the other in shift register),
but Only 1 RX byte can stored in hardware register, specially when there is no hardware FIFO.
If interrupt handling is fast enough, each read is made in parralele of the write.
But if interrupt handling is too long or is interrupted for too long,
it can happen that one read byte is lost (overrun).
For STM32F4, Tickless has been deactivated to avoid such issue.
For STM32L0, we don't want to deactivate tickless,
because those chips are specially design for lowpower.
So instead of removing SPI async mode,
we propose to change the HAL behavior specially for L0:
each byte is send only when previous read is performed.
Thus only 1 RX byte at a time which is saved in hardware register.
This prevent overrun, but it introduceS some latency between each byte send,
this is why it is not applied to all STM32 families.
2020-02-04 13:26:49 +01:00
Maciej Bocianski
8db3b40a7b
STM: change rtc irq handler name
...
Fix for the error caused by lto on armc6 compiler:
L6137E: Symbol RTC_IRQHandler was not preserved by the LTO codegen but is needed by the image.
lto optimization cause that local symbol RTC_IRQHandler(from rtc_api.c)
somehow interferes with global symbol RTC_IRQHandler (from startup_stm32f070xb.S)
Changing local RTC_IRQHandler to _RTC_IRQHandler fixes problem
2020-02-04 12:29:52 +01:00
Martin Kojtal
250e58134f
Merge pull request #12286 from pea-pod/target-nucleo_l452re-p
...
Add new target: NUCLEO_L452RE-P
2020-02-03 16:34:36 +00:00
Alexandre Bourdiol
03b03feb8d
TARGET_STM32F1: don't set ADC common register when ADC doesn't support it
...
STM32F103ZE: ADC3 doesn't support common settings.
__LL_ADC_COMMON_INSTANCE(ADC3) returns 0
2020-02-03 15:56:49 +01:00
Martin Kojtal
0f4a9867be
Merge pull request #12332 from jamesbeyond/analogIn_fix
...
FIX: Disable Analogin D13(PA_5) on some NUCLEO targets
2020-02-03 12:44:07 +00:00
Qinghao Shi
f7d9850fe7
Disable Analogin D13(PA_5) on some NUCLEO targets
...
- pins are connected to the LED, can't be used as analogin
2020-02-03 11:39:31 +00:00
Martin Kojtal
02c5e0806f
Merge pull request #12350 from maciejbocianski/fix_fpga_i2c_test
...
implements i2c_free for STM
2020-02-03 09:56:59 +00:00
Maciej Bocianski
0b634e54b4
implement i2c_free for STM family
2020-01-31 14:51:54 +01:00
Maciej Bocianski
95996fb924
disable PA_8 i2c pin on NUCLEO_F411RE
...
pin PA_8 by default is connected to MCO
2020-01-31 14:48:00 +01:00
Kevin Bracey
ba5dd4d8c1
Merge pull request #12153 from mprse/spi_fpga_test_extend
...
Hackathon: Increase coverage of the SPI master FPGA test
2020-01-31 15:00:02 +02:00
Kevin Bracey
91464b2729
Merge pull request #12306 from jeromecoutant/PR_STM32L5_NUCLEO
...
STM32L5: NUCLEO-L552ZE-Q new target
2020-01-29 16:07:44 +02:00
Ari Parkkila
d6f8fece69
Cellular: Enable IP over PPP on UBLOX_C030_R41XM
2020-01-29 03:03:35 -08:00
pea-pod
f7c4693747
Add new target: NUCLEO_L452RE-P
2020-01-27 18:41:18 -06:00
Anna Bridge
ceaf562a11
Merge pull request #12283 from jeromecoutant/PR_STM32WB
...
STM32WB - Update CubeDriver from v1.0.0 to v1.4.0
2020-01-25 11:54:29 +00:00
jeromecoutant
e4d0629d18
STM32L5 : Introduce NUCLEO_L552ZE_Q board
2020-01-23 17:55:07 +01:00
jeromecoutant
c1386cf52d
STM32L5 : update generic STM files for L5
2020-01-23 17:54:55 +01:00
jeromecoutant
bee5d44a1f
STM32L5: add API L5 family files
2020-01-23 17:54:52 +01:00
jeromecoutant
5d59c99b99
STM32L5: TOOLCHAIN automatic updates
2020-01-23 17:54:41 +01:00
jeromecoutant
77e5bb45b9
STM32L5: STM32Cube_FW_L5_V1.0.0 files
2020-01-23 13:30:31 +01:00
jeromecoutant
25da13bc18
STM32WB remove extra file
2020-01-23 10:53:09 +01:00
jeromecoutant
9f42a58d5a
STM32H7 correct PWMOUT
2020-01-21 16:03:17 +01:00
jeromecoutant
3657f902d3
STM32Cube_FW_WB_V1.4.0 - STM32WB55xx part
2020-01-20 17:24:46 +01:00
jeromecoutant
7a5da6109f
STM32Cube_FW_WB_V1.4.0 - STM32WB50xx part
2020-01-20 17:24:46 +01:00
jeromecoutant
c39a13d10c
STM32Cube_FW_WB_V1.4.0 - template part
2020-01-20 17:24:45 +01:00
jeromecoutant
b4f3b0799d
STM32Cube_FW_WB_V1.4.0 - STM32_WPAN part
2020-01-20 17:24:45 +01:00
jeromecoutant
08184d7ac9
STM32Cube_FW_WB_V1.4.0 - HAL_DRIVER part
2020-01-20 17:24:44 +01:00
jeromecoutant
d6e4b15c1a
STM32Cube_FW_WB_V1.4.0 - CMSIS part
2020-01-20 17:24:43 +01:00
jeromecoutant
339846a1bb
STM32WB cleanup
...
- BLE feature is mandatory
- remove clock source selection
- license alignment
- startup file from Cube delivery
- linker script alignement
2020-01-20 17:24:28 +01:00
jeromecoutant
8f6171f8b0
STM32WB - BLE restructure
2020-01-20 16:10:55 +01:00
jeromecoutant
8c76a43d3c
STM32WB - New directory structure
2020-01-20 16:10:55 +01:00
Martin Kojtal
d6e69ef57b
Merge pull request #12208 from hugueskamba/hk-replace-uartserial-st
...
ST targets: Replace UARTSerial references with BufferedSerial
2020-01-17 08:19:09 +00:00
Martin Kojtal
88f48d240e
Merge pull request #12237 from mprse/stm_serial_free_fix
...
STM serial free: Set pin function only if pin is defined (not NC)
2020-01-15 13:02:20 +01:00
Martin Kojtal
978a9665f0
Merge pull request #12201 from jeromecoutant/PR_G0REFACTOR
...
TARGET_STM: FW driver files refactor proposition
2020-01-15 12:59:49 +01:00
Przemyslaw Stekiel
8a938ea777
STM serial free: Set pin function only if pin is defined (not NC)
2020-01-10 14:59:28 +01:00
Martin Kojtal
759ce271c2
Merge pull request #12200 from MultiTechSystems/fix_PeripheralPins
...
Minor fixes for peripheral pins on Dragonfly Nano
2020-01-09 13:17:01 +01:00
Martin Kojtal
dbb0695311
Merge pull request #12202 from LMESTM/Increase_MSI_Freq_out_of_deep_sleep
...
Increase MSI clock frequency when exiting deep sleep
2020-01-09 10:49:20 +01:00
Hugues Kamba
03cff0a02c
ST targets: Replace UARTSerial references with BufferedSerial
...
BufferedSerial is UARTSerial renamed to convey the original purpose of
the class. It is the recommended buffered I/O serial class.
2020-01-08 08:34:20 +00:00
Laurent Meunier
022c0eb7dc
Increase MSI clock frequency when exiting deep sleep
...
This will optimize down the time it takes to restore the clock
settings when getting out of deep sleep.
If 48MHz is available let's use it, otherwise at least 4MHz should be
available for any MCU with MSI.
2020-01-07 17:59:33 +01:00
jeromecoutant
9448ded044
STM32G0: Update G071xx toolchain files with default files
2020-01-07 17:00:30 +01:00
jeromecoutant
cf2dfcbc60
STM32G0: introduction of G030/G031/G041/G070/G081 sub-families
2020-01-07 16:07:18 +01:00
jeromecoutant
57f144ec66
STM32G0: remove MBED patch
...
Goal is to remove all mis-aligment with official ST CUBE delivery
2020-01-07 16:05:34 +01:00
jeromecoutant
631ed0c0b3
STM32G0: move us_ticker_data.h file to family level
2020-01-07 16:02:08 +01:00
jeromecoutant
6d780d8773
STM32G0: move cmsis_nvic.h file to Sub-family level
2020-01-07 16:01:45 +01:00
jeromecoutant
7dd31d0319
STM32G0: move TOOLCHAIN files to Sub-family level
2020-01-07 16:00:40 +01:00
jeromecoutant
fd52eb46d1
STM32G0: move files to TARGET_STM32G0/STM32Cube_FW
2020-01-07 16:00:16 +01:00
jeromecoutant
6875d0318e
STM32G0: move files to TARGET_STM32G0/STM32Cube_FW/CMSIS
2020-01-07 15:57:04 +01:00