cyliangtw
2cd825d463
Rework us_ticker and lp_ticker
...
The rework includes the following:
1. Remove ticker overflow handling because upper layer (mbed_ticker_api.c) has done with it.
This makes us_ticker/lp_ticker implementation more succinct and avoids potential error.
2. Refine timer register access with low-power clock source
2018-07-27 13:30:06 -05:00
ccli8
7cf3501935
Remove peripheral sleep management from hal_sleep/hal_deepsleep
...
The upper layer has introduced Sleep Manager to handle the task.
2018-07-27 13:30:06 -05:00
ccli8
a1c8803c7d
Rework RTC
...
The rework includes the following:
1. Support year range beyond H/W RTC 2000~2099.
2. Refine RTC register access with low-power clock source
2018-07-27 13:30:06 -05:00
ccli8
3f4da6166d
Fix GPIO to be TrustZone-aware
...
1. Revise NU_PORT_BASE to be TrustZone-aware
2. Add TrustZone-aware NU_GET_GPIO_PIN_DATA/NU_SET_GPIO_PIN_DATA to replace GPIO_PIN_DATA
3. Revise pin_function to be TrustZone-aware
2018-07-27 13:30:06 -05:00
ccli8
160c26847a
Fix SystemCoreClockUpdate isn't called in non-secure domain
2018-07-27 13:30:06 -05:00
ccli8
7f0e35f5ad
Fix HCLK clock source
...
There is a reset halt issue with PLL in A version.
Work around it by using HIRC48 instead of PLL as HCLK clock source.
2018-07-27 13:30:06 -05:00
ccli8
001aa01a6d
Add secure BSP driver function
...
SYS_ResetModule_S
CLK_SetModuleClock_S
CLK_EnableModuleClock_S
CLK_DisableModuleClock_S
2018-07-27 13:30:06 -05:00
ccli8
07548bdc07
Unify secure/non-secure peripheral base based on partition file
2018-07-27 13:30:06 -05:00
ccli8
e51be32292
Configure most modules to non-secure
...
All modules are configured to non-secure except:
1. TIMER0/1 hard-wired to secure and TIMER2/3 reserved for non-secure.
2. PDMA0 hard-wired to secure and PDMA1 reserved for non-secure.
3. RTC configured to secure and shared to non-secure through NSC.
4. CRYPTO configured to secure and shared to non-secure through NSC.
2018-07-27 13:30:06 -05:00
ccli8
dbaf7ea0dd
Fix STDIO UART
2018-07-27 13:30:06 -05:00
ccli8
f5029ff739
Fix target configuration
...
1. NUMAKER_PFM_M2351 defaults to non-secure
2. Add NUMAKER_PFM_M2351_S/NUMAKER_PFM_M2351_NS which are for secure/non-secure build respectively.
3. Change output format to Intel HEX
4. Fix device name to M2351KIAAEES from M2351K1AAEES
5. Add detect_code
2018-07-27 13:30:06 -05:00
cyliangtw
f861923709
To fulfill _rtc_localtime one more argument
2018-07-27 13:30:05 -05:00
deepikabhavnani
d710ee0d4e
Disabled fault handler support
2018-07-27 13:30:05 -05:00
cyliangtw
db4048d199
Add gpio_is_connected
2018-07-27 13:30:05 -05:00
cyliangtw
4561c86a4e
Set secure SRAM size as 24KB in SAU & SCU
2018-07-27 13:30:05 -05:00
cyliangtw
6e799ec9e4
Set 48KB SRAM and UART0 as non-secure
2018-07-27 13:30:05 -05:00
cyliangtw
1f891fc2d6
Resolve reset halt issue in MP chip A version
2018-07-27 13:30:05 -05:00
cyliangtw
602aac8813
Sync IRQ arrangement to fulfill MP version
2018-07-27 13:30:05 -05:00
cyliangtw
2bd15eac69
Remove redundant GetPC
2018-07-27 13:30:05 -05:00
cyliangtw
f3afbf2e00
Migrate for MP chip version, build sucessfully
2018-07-27 13:30:05 -05:00
Deepika
7a48a74967
Support TrustZone in port_read/port_write
2018-07-27 13:30:05 -05:00
Deepika
ea72d5e734
Add non-secure reset handler address
2018-07-27 13:30:05 -05:00
deepikabhavnani
a70e6f51a4
Corrected Vector table address in scatter file
2018-07-27 13:30:05 -05:00
cyliangtw
625bfa8c0b
Link register base with partition file & correct heap size in linker file
2018-07-27 13:30:05 -05:00
cyliangtw
e674eda1dc
Support secure loader invoke non-secure Mbed OS
2018-07-27 13:30:05 -05:00
deepikabhavnani
d7964f4e8a
Corrected preprocess define usage in toolchain specific linker files
2018-07-27 13:30:05 -05:00
cyliangtw
2bf79ca1c2
Fix GCC linker file 'cannot move location counter backwards' issue
2018-07-27 13:30:05 -05:00
cyliangtw
16a6012d97
IAR linker file support both of secure & non-secure domain
2018-07-27 13:30:05 -05:00
cyliangtw
cee23da446
Linker files support both of secure & non-secure domain
2018-07-27 13:30:05 -05:00
cyliangtw
bcfe934734
Update GCC linker for NSC Veneer
2018-07-27 13:30:05 -05:00
Deepika
0be7de013e
ARMC6 compiler related changes
2018-07-27 13:30:05 -05:00
Deepika
42b713cab2
Removed device name, till device patch is added to IAR/Keil
2018-07-27 13:30:05 -05:00
Deepika
f1336c9f85
Set SAU Region present flag for M2351 device and include security header file.
...
As per SAU documents, SAU is always present if the security extension is
available. The functionality differs if the SAU contains SAU regions.
If SAU regions are available it is configured with the macro __SAUREGION_PRESENT
2018-07-27 13:30:05 -05:00
Deepika
0468bf2b6b
Added xx_ticker_fire_interrupt function for M2351 device
2018-07-27 13:30:05 -05:00
Deepika
5876114f23
Use Cortex M23 specific header files and interrupts
...
1. Update use of correct header files
2. Added missing entry of M2351 device in IAR defines.
3. Removed support of ARM toolchain in targets.json
2018-07-27 13:30:04 -05:00
cyliangtw
eff7974e48
Revise nu_bitutil.h for M23
2018-07-27 13:30:04 -05:00
cyliangtw
a7723c4b73
Modify Nuvoton common files to avoid conflicting with master
2018-07-27 13:30:04 -05:00
cyliangtw
984576408e
Add partition header file for CMSE feature
2018-07-27 13:30:04 -05:00
cyliangtw
a05d449de4
Remove mbed_sdk_init_forced 1. mbed_sdk_init is called before C++ global obj constructor in OS 5 2. Refine startup file with GCC_ARM toolchain related to this modification.
2018-07-27 13:30:04 -05:00
cyliangtw
7208455b8f
remove progen, not used any more
2018-07-27 13:30:04 -05:00
cyliangtw
e1a9492e75
Support __vector_table instead of __vector_handlers in IAR
2018-07-27 13:30:04 -05:00
cyliangtw
db10dc0207
Support GCC & IAR toolchain
2018-07-27 13:30:04 -05:00
cyliangtw
d67d32d3af
Sync SDH_CardDetection type to avoid GCC compiler error
2018-07-27 13:30:04 -05:00
cyliangtw
949c330229
Add one new target M2351, regard as M0+ with some V8M CPU control at first
2018-07-27 13:30:04 -05:00
Jimmy Brisson
0ac5f32579
Show Mbed 2 support in compile -S
2018-07-27 13:30:00 -05:00
David Saada
20387d41d3
Unity: Add macros for test skipping.
...
The TEST_SKIP and TEST_SKIP_UNLESS macros (w/ and w/o messages) allow the test
to skip the test case execution from the point the macro was called (without
failing the test).
2018-07-27 13:30:00 -05:00
Steven Cooreman
43c81dee40
Add EFM32GG11 Ethernet driver
2018-07-27 13:29:56 -05:00
Steven Cooreman
f86bb29914
Add EFM32GG11_STK3701 support
2018-07-27 13:29:55 -05:00
David Saada
a8d99d619f
NVStore tests: Tune memory consumption; stop threads greafully
...
- Tune thread stack size in nvstore test using heap stats
- Stop threads gracefully instead of killing them (in multi-thread test)
2018-07-27 13:29:55 -05:00
Martin Kojtal
50bd61a4a7
Merge pull request #7518 from ARMmbed/release-candidate
...
Release candidate for mbed-os-5.9.3
2018-07-16 09:39:51 +02:00