ARMmbed
/
mbed-os
mirror of https://github.com/ARMmbed/mbed-os.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update Cypress udb-sdio-whd to 1.1.0.19214

pull/14062/head
Dustin Crossman 2020-12-01 14:56:02 -08:00 committed by Dustin Crossman
parent d6784c3ee6
commit 9cd6dcabdc
10 changed files with 3965 additions and 3421 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1696
targets/TARGET_Cypress/TARGET_PSOC6/common/udb-sdio-whd/COMPONENT_UDB_SDIO_P12/SDIO_HOST_cfg.c Normal file → Executable file
View File

File diff suppressed because it is too large Load Diff

101
targets/TARGET_Cypress/TARGET_PSOC6/common/udb-sdio-whd/COMPONENT_UDB_SDIO_P12/SDIO_HOST_cfg.h Normal file → Executable file
View File

@ -1,29 +1,28 @@
/***************************************************************************//** /***********************************************************************************************//**
* \file SDIO_HOST_cfg.h * \file COMPONENT_UDB_SDIO_P12/SDIO_HOST_cfg.h
* *
* \brief * \brief
* This file provides the configuration of the UDB based SDIO driver. * This file provides the configuration of the UDB based SDIO driver.
* *
******************************************************************************** ***************************************************************************************************
* \copyright * \copyright
* Copyright 2016-2020 Cypress Semiconductor Corporation * Copyright 2016-2020 Cypress Semiconductor Corporation
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
* *
* Licensed under the Apache License, Version 2.0 (the "License"); * Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License. * you may not use this file except in compliance with the License.
* You may obtain a copy of the License at * You may obtain a copy of the License at
* *
* http://www.apache.org/licenses/LICENSE-2.0 * http://www.apache.org/licenses/LICENSE-2.0
* *
* Unless required by applicable law or agreed to in writing, software * Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS, * distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and * See the License for the specific language governing permissions and
* limitations under the License. * limitations under the License.
*******************************************************************************/ **************************************************************************************************/
#if !defined(CY_SDIO_CFG_H) #pragma once
#define CY_SDIO_CFG_H
#include <string.h> #include <string.h>
@ -95,10 +94,10 @@ extern "C" {
#define CYREG_UDB_UDBIF_INT_CLK_CTL 0x40347904u #define CYREG_UDB_UDBIF_INT_CLK_CTL 0x40347904u
/*************Defines for UDBs from Creator*****************************/ // *************Defines for UDBs from Creator*****************************
/***********These come for cyfitter.h**********************************/ // ***********These come for cyfitter.h**********************************
/* SDIO_HOST_bSDIO */ // SDIO_HOST_bSDIO
#define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_A0_REG 0x40341008u #define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_A0_REG 0x40341008u
#define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_A1_REG 0x40341108u #define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_A1_REG 0x40341108u
#define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_D0_REG 0x40341208u #define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_D0_REG 0x40341208u
@ -764,79 +763,80 @@ extern "C" {
#define SDIO_HOST_Write_DMA_DW__TR_IN TRIG1_OUT_CPUSS_DW1_TR_IN1 #define SDIO_HOST_Write_DMA_DW__TR_IN TRIG1_OUT_CPUSS_DW1_TR_IN1
/***************************CMD DMA***************************************/ // **************************CMD DMA***************************************
#define SDIO_HOST_CMD_DMA_DW_BLOCK (0u) #define SDIO_HOST_CMD_DMA_DW_BLOCK (0u)
#define SDIO_HOST_CMD_DMA_DW_CHANNEL (1u) #define SDIO_HOST_CMD_DMA_DW_CHANNEL (1u)
#define SDIO_HOST_CMD_DMA_HW (DW0) #define SDIO_HOST_CMD_DMA_HW (DW0)
#define SDIO_HOST_CMD_DMA_INTR_MASK (CY_DMA_INTR_MASK) #define SDIO_HOST_CMD_DMA_INTR_MASK (CY_DMA_INTR_MASK)
/* Channel settings */ // Channel settings
#define SDIO_HOST_CMD_DMA_PRIORITY (1u) #define SDIO_HOST_CMD_DMA_PRIORITY (1u)
#define SDIO_HOST_CMD_DMA_DESCRIPTOR_NUM (1u) #define SDIO_HOST_CMD_DMA_DESCRIPTOR_NUM (1u)
#define SDIO_HOST_CMD_DMA_PREEMPTABLE (true) #define SDIO_HOST_CMD_DMA_PREEMPTABLE (true)
#define SDIO_HOST_CMD_DMA_BUFFERABLE (false) #define SDIO_HOST_CMD_DMA_BUFFERABLE (false)
extern cy_stc_dma_descriptor_config_t SDIO_HOST_CMD_DMA_CMD_DMA_Desc_config; extern cy_stc_dma_descriptor_config_t SDIO_HOST_CMD_DMA_CMD_DMA_Desc_config;
extern cy_stc_dma_descriptor_t SDIO_HOST_CMD_DMA_CMD_DMA_Desc; extern cy_stc_dma_descriptor_t SDIO_HOST_CMD_DMA_CMD_DMA_Desc;
/***************************Read DMA***************************************/ // **************************Read DMA***************************************
#define SDIO_HOST_Read_DMA_DW_BLOCK (1u) #define SDIO_HOST_Read_DMA_DW_BLOCK (1u)
#define SDIO_HOST_Read_DMA_DW_CHANNEL (3u) #define SDIO_HOST_Read_DMA_DW_CHANNEL (3u)
#define SDIO_HOST_Read_DMA_HW (DW1) #define SDIO_HOST_Read_DMA_HW (DW1)
#define SDIO_HOST_Read_DMA_INTR_MASK (CY_DMA_INTR_MASK) #define SDIO_HOST_Read_DMA_INTR_MASK (CY_DMA_INTR_MASK)
/* Channel settings */ // Channel settings
#define SDIO_HOST_Read_DMA_PRIORITY (0u) #define SDIO_HOST_Read_DMA_PRIORITY (0u)
#define SDIO_HOST_Read_DMA_DESCRIPTOR_NUM (1u) #define SDIO_HOST_Read_DMA_DESCRIPTOR_NUM (1u)
#define SDIO_HOST_Read_DMA_PREEMPTABLE (false) #define SDIO_HOST_Read_DMA_PREEMPTABLE (false)
#define SDIO_HOST_Read_DMA_BUFFERABLE (false) #define SDIO_HOST_Read_DMA_BUFFERABLE (false)
extern cy_stc_dma_descriptor_config_t SDIO_HOST_Read_DMA_Read_DMA_Desc_config; extern cy_stc_dma_descriptor_config_t SDIO_HOST_Read_DMA_Read_DMA_Desc_config;
extern cy_stc_dma_descriptor_t SDIO_HOST_Read_DMA_Read_DMA_Desc; extern cy_stc_dma_descriptor_t SDIO_HOST_Read_DMA_Read_DMA_Desc;
/***************************Resp DMA***************************************/ // **************************Resp DMA***************************************
#define SDIO_HOST_Resp_DMA_DW_BLOCK (0u) #define SDIO_HOST_Resp_DMA_DW_BLOCK (0u)
#define SDIO_HOST_Resp_DMA_DW_CHANNEL (0u) #define SDIO_HOST_Resp_DMA_DW_CHANNEL (0u)
#define SDIO_HOST_Resp_DMA_HW (DW0) #define SDIO_HOST_Resp_DMA_HW (DW0)
#define SDIO_HOST_Resp_DMA_INTR_MASK (CY_DMA_INTR_MASK) #define SDIO_HOST_Resp_DMA_INTR_MASK (CY_DMA_INTR_MASK)
/* Channel settings */ // Channel settings
#define SDIO_HOST_Resp_DMA_PRIORITY (1u) #define SDIO_HOST_Resp_DMA_PRIORITY (1u)
#define SDIO_HOST_Resp_DMA_DESCRIPTOR_NUM (1u) #define SDIO_HOST_Resp_DMA_DESCRIPTOR_NUM (1u)
#define SDIO_HOST_Resp_DMA_PREEMPTABLE (true) #define SDIO_HOST_Resp_DMA_PREEMPTABLE (true)
#define SDIO_HOST_Resp_DMA_BUFFERABLE (false) #define SDIO_HOST_Resp_DMA_BUFFERABLE (false)
extern cy_stc_dma_descriptor_config_t SDIO_HOST_Resp_DMA_Resp_DMA_Desc_config; extern cy_stc_dma_descriptor_config_t SDIO_HOST_Resp_DMA_Resp_DMA_Desc_config;
extern cy_stc_dma_descriptor_t SDIO_HOST_Resp_DMA_Resp_DMA_Desc; extern cy_stc_dma_descriptor_t SDIO_HOST_Resp_DMA_Resp_DMA_Desc;
/***************************Write DMA***************************************/ // **************************Write DMA***************************************
#define SDIO_HOST_Write_DMA_DW_BLOCK (1u) #define SDIO_HOST_Write_DMA_DW_BLOCK (1u)
#define SDIO_HOST_Write_DMA_DW_CHANNEL (1u) #define SDIO_HOST_Write_DMA_DW_CHANNEL (1u)
#define SDIO_HOST_Write_DMA_HW (DW1) #define SDIO_HOST_Write_DMA_HW (DW1)
#define SDIO_HOST_Write_DMA_INTR_MASK (CY_DMA_INTR_MASK) #define SDIO_HOST_Write_DMA_INTR_MASK (CY_DMA_INTR_MASK)
/* Channel settings */ // Channel settings
#define SDIO_HOST_Write_DMA_PRIORITY (0u) #define SDIO_HOST_Write_DMA_PRIORITY (0u)
#define SDIO_HOST_Write_DMA_DESCRIPTOR_NUM (1u) #define SDIO_HOST_Write_DMA_DESCRIPTOR_NUM (1u)
#define SDIO_HOST_Write_DMA_PREEMPTABLE (false) #define SDIO_HOST_Write_DMA_PREEMPTABLE (false)
#define SDIO_HOST_Write_DMA_BUFFERABLE (true) #define SDIO_HOST_Write_DMA_BUFFERABLE (true)
extern cy_stc_dma_descriptor_config_t SDIO_HOST_Write_DMA_Write_DMA_Desc_config; extern cy_stc_dma_descriptor_config_t SDIO_HOST_Write_DMA_Write_DMA_Desc_config;
extern cy_stc_dma_descriptor_t SDIO_HOST_Write_DMA_Write_DMA_Desc; extern cy_stc_dma_descriptor_t SDIO_HOST_Write_DMA_Write_DMA_Desc;
/***************************SDIO Clock**************************************/ // **************************SDIO Clock**************************************
/** The peripheral clock divider number */ /** The peripheral clock divider number */
#define SDIO_HOST_Internal_Clock_DIV_NUM ((uint32_t)SDIO_HOST_Internal_Clock__DIV_NUM) #define SDIO_HOST_Internal_Clock_DIV_NUM ((uint32_t)SDIO_HOST_Internal_Clock__DIV_NUM)
/** The peripheral clock divider type */ /** The peripheral clock divider type */
#define SDIO_HOST_Internal_Clock_DIV_TYPE ((cy_en_divider_types_t)SDIO_HOST_Internal_Clock__DIV_TYPE) #define SDIO_HOST_Internal_Clock_DIV_TYPE \
((cy_en_divider_types_t)SDIO_HOST_Internal_Clock__DIV_TYPE)
/*Function for configuring TriggerMuxes*/ // Function for configuring TriggerMuxes
void SDIO_Host_Config_TriggerMuxes(void); void SDIO_Host_Config_TriggerMuxes(void);
/*Function for configuring UDBs*/ // Function for configuring UDBs
void SDIO_Host_Config_UDBs(void); void SDIO_Host_Config_UDBs(void);
/* SDIO_HOST_Read_Int */ // SDIO_HOST_Read_Int
#define SDIO_HOST_Read_Int__INTC_CORTEXM4_ASSIGNED 1 #define SDIO_HOST_Read_Int__INTC_CORTEXM4_ASSIGNED 1
#define SDIO_HOST_Read_Int__INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_Read_Int__INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_Read_Int__INTC_NUMBER 69u #define SDIO_HOST_Read_Int__INTC_NUMBER 69u
@ -844,7 +844,7 @@ void SDIO_Host_Config_UDBs(void);
#define SDIO_HOST_Read_Int_INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_Read_Int_INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_Read_Int_INTC_NUMBER 69u #define SDIO_HOST_Read_Int_INTC_NUMBER 69u
/* SDIO_HOST_sdio_int */ // SDIO_HOST_sdio_int
#define SDIO_HOST_sdio_int__INTC_CORTEXM4_ASSIGNED 1 #define SDIO_HOST_sdio_int__INTC_CORTEXM4_ASSIGNED 1
#define SDIO_HOST_sdio_int__INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_sdio_int__INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_sdio_int__INTC_NUMBER 122u #define SDIO_HOST_sdio_int__INTC_NUMBER 122u
@ -852,7 +852,7 @@ void SDIO_Host_Config_UDBs(void);
#define SDIO_HOST_sdio_int_INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_sdio_int_INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_sdio_int_INTC_NUMBER 122u #define SDIO_HOST_sdio_int_INTC_NUMBER 122u
/* SDIO_HOST_Write_Int */ // SDIO_HOST_Write_Int
#define SDIO_HOST_Write_Int__INTC_CORTEXM4_ASSIGNED 1 #define SDIO_HOST_Write_Int__INTC_CORTEXM4_ASSIGNED 1
#define SDIO_HOST_Write_Int__INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_Write_Int__INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_Write_Int__INTC_NUMBER 67u #define SDIO_HOST_Write_Int__INTC_NUMBER 67u
@ -860,10 +860,9 @@ void SDIO_Host_Config_UDBs(void);
#define SDIO_HOST_Write_Int_INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_Write_Int_INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_Write_Int_INTC_NUMBER 67u #define SDIO_HOST_Write_Int_INTC_NUMBER 67u
// ****************************SDIO Port**************************************
#define SDIO_HOST_GPIO_PORT GPIO_PRT12
#if defined(__cplusplus) #if defined(__cplusplus)
} }
#endif #endif
#endif /* !defined(CY_SDIO_CFG_H) */
/* [] END OF FILE */

1540
targets/TARGET_Cypress/TARGET_PSOC6/common/udb-sdio-whd/COMPONENT_UDB_SDIO_P2/SDIO_HOST_cfg.c Normal file → Executable file
View File

File diff suppressed because it is too large Load Diff

106
targets/TARGET_Cypress/TARGET_PSOC6/common/udb-sdio-whd/COMPONENT_UDB_SDIO_P2/SDIO_HOST_cfg.h Normal file → Executable file
View File

@ -1,29 +1,28 @@
/***************************************************************************//** /***********************************************************************************************//**
* \file SDIO_HOST_cfg.h * \file COMPONENT_UDB_SDIO_P2/SDIO_HOST_cfg.h
* *
* \brief * \brief
* This file provides the configuration of the UDB based SDIO driver. * This file provides the configuration of the UDB based SDIO driver.
* *
******************************************************************************** ***************************************************************************************************
* \copyright * \copyright
* Copyright 2016-2020 Cypress Semiconductor Corporation * Copyright 2016-2020 Cypress Semiconductor Corporation
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
* *
* Licensed under the Apache License, Version 2.0 (the "License"); * Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License. * you may not use this file except in compliance with the License.
* You may obtain a copy of the License at * You may obtain a copy of the License at
* *
* http://www.apache.org/licenses/LICENSE-2.0 * http://www.apache.org/licenses/LICENSE-2.0
* *
* Unless required by applicable law or agreed to in writing, software * Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS, * distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and * See the License for the specific language governing permissions and
* limitations under the License. * limitations under the License.
*******************************************************************************/ **************************************************************************************************/
#if !defined(CY_SDIO_CFG_H) #pragma once
#define CY_SDIO_CFG_H
#include <string.h> #include <string.h>
@ -95,10 +94,10 @@ extern "C" {
#define CYREG_UDB_UDBIF_INT_CLK_CTL 0x40347904u #define CYREG_UDB_UDBIF_INT_CLK_CTL 0x40347904u
/*************Defines for UDBs from Creator*****************************/ // *************Defines for UDBs from Creator*****************************
/***********These come for cyfitter.h**********************************/ // ***********These come for cyfitter.h**********************************
/* TFT_DMA */ // TFT_DMA
#define TFT_DMA_DW__BLOCK_HW DW0 #define TFT_DMA_DW__BLOCK_HW DW0
#define TFT_DMA_DW__BLOCK_NUMBER 0u #define TFT_DMA_DW__BLOCK_NUMBER 0u
#define TFT_DMA_DW__CHANNEL_HW DW0_CH_STRUCT2 #define TFT_DMA_DW__CHANNEL_HW DW0_CH_STRUCT2
@ -106,7 +105,7 @@ extern "C" {
#define TFT_DMA_DW__TR_IN TRIG0_OUT_CPUSS_DW0_TR_IN2 #define TFT_DMA_DW__TR_IN TRIG0_OUT_CPUSS_DW0_TR_IN2
#define TFT_DMA_DW__TR_OUT TRIG10_IN_CPUSS_DW0_TR_OUT2 #define TFT_DMA_DW__TR_OUT TRIG10_IN_CPUSS_DW0_TR_OUT2
/* TFT_CTRL */ // TFT_CTRL
#define TFT_CTRL_Sync_ctrl_reg__0__MASK 0x01u #define TFT_CTRL_Sync_ctrl_reg__0__MASK 0x01u
#define TFT_CTRL_Sync_ctrl_reg__0__POS 0 #define TFT_CTRL_Sync_ctrl_reg__0__POS 0
#define TFT_CTRL_Sync_ctrl_reg__1__MASK 0x02u #define TFT_CTRL_Sync_ctrl_reg__1__MASK 0x02u
@ -137,7 +136,7 @@ extern "C" {
#define TFT_CTRL_Sync_ctrl_reg__SC_CFG0 0x40342AD4u #define TFT_CTRL_Sync_ctrl_reg__SC_CFG0 0x40342AD4u
#define TFT_CTRL_Sync_ctrl_reg__SC_CFG1 0x40342AD8u #define TFT_CTRL_Sync_ctrl_reg__SC_CFG1 0x40342AD8u
/* SDIO_HOST */ // SDIO_HOST
#define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_A0_REG 0x4034101Cu #define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_A0_REG 0x4034101Cu
#define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_A1_REG 0x4034111Cu #define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_A1_REG 0x4034111Cu
#define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_D0_REG 0x4034121Cu #define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_D0_REG 0x4034121Cu
@ -830,75 +829,75 @@ extern "C" {
#define SDIO_HOST_Write_DMA_DW__TR_IN TRIG1_OUT_CPUSS_DW1_TR_IN1 #define SDIO_HOST_Write_DMA_DW__TR_IN TRIG1_OUT_CPUSS_DW1_TR_IN1
/***************************CMD DMA***************************************/ // ***************************CMD DMA***************************************
#define SDIO_HOST_CMD_DMA_DW_BLOCK (0u) #define SDIO_HOST_CMD_DMA_DW_BLOCK (0u)
#define SDIO_HOST_CMD_DMA_DW_CHANNEL (1u) #define SDIO_HOST_CMD_DMA_DW_CHANNEL (1u)
#define SDIO_HOST_CMD_DMA_HW (DW0) #define SDIO_HOST_CMD_DMA_HW (DW0)
#define SDIO_HOST_CMD_DMA_INTR_MASK (CY_DMA_INTR_MASK) #define SDIO_HOST_CMD_DMA_INTR_MASK (CY_DMA_INTR_MASK)
/* Channel settings */ // Channel settings
#define SDIO_HOST_CMD_DMA_PRIORITY (1u) #define SDIO_HOST_CMD_DMA_PRIORITY (1u)
#define SDIO_HOST_CMD_DMA_DESCRIPTOR_NUM (1u) #define SDIO_HOST_CMD_DMA_DESCRIPTOR_NUM (1u)
#define SDIO_HOST_CMD_DMA_PREEMPTABLE (true) #define SDIO_HOST_CMD_DMA_PREEMPTABLE (true)
extern cy_stc_dma_descriptor_config_t SDIO_HOST_CMD_DMA_CMD_DMA_Desc_config; extern cy_stc_dma_descriptor_config_t SDIO_HOST_CMD_DMA_CMD_DMA_Desc_config;
extern cy_stc_dma_descriptor_t SDIO_HOST_CMD_DMA_CMD_DMA_Desc; extern cy_stc_dma_descriptor_t SDIO_HOST_CMD_DMA_CMD_DMA_Desc;
/***************************Read DMA***************************************/ // ***************************Read DMA***************************************
#define SDIO_HOST_Read_DMA_DW_BLOCK (1u) #define SDIO_HOST_Read_DMA_DW_BLOCK (1u)
#define SDIO_HOST_Read_DMA_DW_CHANNEL (3u) #define SDIO_HOST_Read_DMA_DW_CHANNEL (3u)
#define SDIO_HOST_Read_DMA_HW (DW1) #define SDIO_HOST_Read_DMA_HW (DW1)
#define SDIO_HOST_Read_DMA_INTR_MASK (CY_DMA_INTR_MASK) #define SDIO_HOST_Read_DMA_INTR_MASK (CY_DMA_INTR_MASK)
/* Channel settings */ // Channel settings
#define SDIO_HOST_Read_DMA_PRIORITY (0u) #define SDIO_HOST_Read_DMA_PRIORITY (0u)
#define SDIO_HOST_Read_DMA_DESCRIPTOR_NUM (1u) #define SDIO_HOST_Read_DMA_DESCRIPTOR_NUM (1u)
#define SDIO_HOST_Read_DMA_PREEMPTABLE (false) #define SDIO_HOST_Read_DMA_PREEMPTABLE (false)
extern cy_stc_dma_descriptor_config_t SDIO_HOST_Read_DMA_Read_DMA_Desc_config; extern cy_stc_dma_descriptor_config_t SDIO_HOST_Read_DMA_Read_DMA_Desc_config;
extern cy_stc_dma_descriptor_t SDIO_HOST_Read_DMA_Read_DMA_Desc; extern cy_stc_dma_descriptor_t SDIO_HOST_Read_DMA_Read_DMA_Desc;
/***************************Resp DMA***************************************/ // ***************************Resp DMA***************************************
#define SDIO_HOST_Resp_DMA_DW_BLOCK (0u) #define SDIO_HOST_Resp_DMA_DW_BLOCK (0u)
#define SDIO_HOST_Resp_DMA_DW_CHANNEL (0u) #define SDIO_HOST_Resp_DMA_DW_CHANNEL (0u)
#define SDIO_HOST_Resp_DMA_HW (DW0) #define SDIO_HOST_Resp_DMA_HW (DW0)
#define SDIO_HOST_Resp_DMA_INTR_MASK (CY_DMA_INTR_MASK) #define SDIO_HOST_Resp_DMA_INTR_MASK (CY_DMA_INTR_MASK)
/* Channel settings */ // Channel settings
#define SDIO_HOST_Resp_DMA_PRIORITY (1u) #define SDIO_HOST_Resp_DMA_PRIORITY (1u)
#define SDIO_HOST_Resp_DMA_DESCRIPTOR_NUM (1u) #define SDIO_HOST_Resp_DMA_DESCRIPTOR_NUM (1u)
#define SDIO_HOST_Resp_DMA_PREEMPTABLE (true) #define SDIO_HOST_Resp_DMA_PREEMPTABLE (true)
extern cy_stc_dma_descriptor_config_t SDIO_HOST_Resp_DMA_Resp_DMA_Desc_config; extern cy_stc_dma_descriptor_config_t SDIO_HOST_Resp_DMA_Resp_DMA_Desc_config;
extern cy_stc_dma_descriptor_t SDIO_HOST_Resp_DMA_Resp_DMA_Desc; extern cy_stc_dma_descriptor_t SDIO_HOST_Resp_DMA_Resp_DMA_Desc;
/***************************Write DMA***************************************/ // ***************************Write DMA***************************************
#define SDIO_HOST_Write_DMA_DW_BLOCK (1u) #define SDIO_HOST_Write_DMA_DW_BLOCK (1u)
#define SDIO_HOST_Write_DMA_DW_CHANNEL (1u) #define SDIO_HOST_Write_DMA_DW_CHANNEL (1u)
#define SDIO_HOST_Write_DMA_HW (DW1) #define SDIO_HOST_Write_DMA_HW (DW1)
#define SDIO_HOST_Write_DMA_INTR_MASK (CY_DMA_INTR_MASK) #define SDIO_HOST_Write_DMA_INTR_MASK (CY_DMA_INTR_MASK)
/* Channel settings */ // Channel settings
#define SDIO_HOST_Write_DMA_PRIORITY (0u) #define SDIO_HOST_Write_DMA_PRIORITY (0u)
#define SDIO_HOST_Write_DMA_DESCRIPTOR_NUM (1u) #define SDIO_HOST_Write_DMA_DESCRIPTOR_NUM (1u)
#define SDIO_HOST_Write_DMA_PREEMPTABLE (false) #define SDIO_HOST_Write_DMA_PREEMPTABLE (false)
extern cy_stc_dma_descriptor_config_t SDIO_HOST_Write_DMA_Write_DMA_Desc_config; extern cy_stc_dma_descriptor_config_t SDIO_HOST_Write_DMA_Write_DMA_Desc_config;
extern cy_stc_dma_descriptor_t SDIO_HOST_Write_DMA_Write_DMA_Desc; extern cy_stc_dma_descriptor_t SDIO_HOST_Write_DMA_Write_DMA_Desc;
/***************************SDIO Clock**************************************/ // ***************************SDIO Clock**************************************
/* The peripheral clock divider number */ // The peripheral clock divider number
#define SDIO_HOST_Internal_Clock_DIV_NUM ((uint32_t)0) #define SDIO_HOST_Internal_Clock_DIV_NUM ((uint32_t)0)
/* The peripheral clock divider type */ // The peripheral clock divider type
#define SDIO_HOST_Internal_Clock_DIV_TYPE ((cy_en_divider_types_t)CY_SYSCLK_DIV_8_BIT) #define SDIO_HOST_Internal_Clock_DIV_TYPE ((cy_en_divider_types_t)CY_SYSCLK_DIV_8_BIT)
/*Function for configuring TriggerMuxes*/ // Function for configuring TriggerMuxes
void SDIO_Host_Config_TriggerMuxes(void); void SDIO_Host_Config_TriggerMuxes(void);
/*Function for configuring UDBs*/ // Function for configuring UDBs
void SDIO_Host_Config_UDBs(void); void SDIO_Host_Config_UDBs(void);
/* SDIO_HOST_Read_Int */ // SDIO_HOST_Read_Int
#define SDIO_HOST_Read_Int__INTC_CORTEXM4_ASSIGNED 1 #define SDIO_HOST_Read_Int__INTC_CORTEXM4_ASSIGNED 1
#define SDIO_HOST_Read_Int__INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_Read_Int__INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_Read_Int__INTC_NUMBER 69u #define SDIO_HOST_Read_Int__INTC_NUMBER 69u
@ -906,7 +905,7 @@ void SDIO_Host_Config_UDBs(void);
#define SDIO_HOST_Read_Int_INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_Read_Int_INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_Read_Int_INTC_NUMBER 69u #define SDIO_HOST_Read_Int_INTC_NUMBER 69u
/* SDIO_HOST_sdio_int */ // SDIO_HOST_sdio_int
#define SDIO_HOST_sdio_int__INTC_CORTEXM4_ASSIGNED 1 #define SDIO_HOST_sdio_int__INTC_CORTEXM4_ASSIGNED 1
#define SDIO_HOST_sdio_int__INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_sdio_int__INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_sdio_int__INTC_NUMBER 122u #define SDIO_HOST_sdio_int__INTC_NUMBER 122u
@ -914,7 +913,7 @@ void SDIO_Host_Config_UDBs(void);
#define SDIO_HOST_sdio_int_INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_sdio_int_INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_sdio_int_INTC_NUMBER 122u #define SDIO_HOST_sdio_int_INTC_NUMBER 122u
/* SDIO_HOST_Write_Int */ // SDIO_HOST_Write_Int
#define SDIO_HOST_Write_Int__INTC_CORTEXM4_ASSIGNED 1 #define SDIO_HOST_Write_Int__INTC_CORTEXM4_ASSIGNED 1
#define SDIO_HOST_Write_Int__INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_Write_Int__INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_Write_Int__INTC_NUMBER 67u #define SDIO_HOST_Write_Int__INTC_NUMBER 67u
@ -922,10 +921,9 @@ void SDIO_Host_Config_UDBs(void);
#define SDIO_HOST_Write_Int_INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_Write_Int_INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_Write_Int_INTC_NUMBER 67u #define SDIO_HOST_Write_Int_INTC_NUMBER 67u
// ****************************SDIO Port**************************************
#define SDIO_HOST_GPIO_PORT GPIO_PRT2
#if defined(__cplusplus) #if defined(__cplusplus)
} }
#endif #endif
#endif /* !defined(CY_SDIO_CFG_H) */
/* [] END OF FILE */

1669
targets/TARGET_Cypress/TARGET_PSOC6/common/udb-sdio-whd/COMPONENT_UDB_SDIO_P9/SDIO_HOST_cfg.c Normal file → Executable file
View File

File diff suppressed because it is too large Load Diff

101
targets/TARGET_Cypress/TARGET_PSOC6/common/udb-sdio-whd/COMPONENT_UDB_SDIO_P9/SDIO_HOST_cfg.h Normal file → Executable file
View File

@ -1,29 +1,28 @@
/***************************************************************************//** /***********************************************************************************************//**
* \file SDIO_HOST_cfg.h * \file COMPONENT_UDB_SDIO_P9/SDIO_HOST_cfg.h
* *
* \brief * \brief
* This file provides the configuration of the UDB based SDIO driver. * This file provides the configuration of the UDB based SDIO driver.
* *
******************************************************************************** ***************************************************************************************************
* \copyright * \copyright
* Copyright 2016-2020 Cypress Semiconductor Corporation * Copyright 2016-2020 Cypress Semiconductor Corporation
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
* *
* Licensed under the Apache License, Version 2.0 (the "License"); * Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License. * you may not use this file except in compliance with the License.
* You may obtain a copy of the License at * You may obtain a copy of the License at
* *
* http://www.apache.org/licenses/LICENSE-2.0 * http://www.apache.org/licenses/LICENSE-2.0
* *
* Unless required by applicable law or agreed to in writing, software * Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS, * distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and * See the License for the specific language governing permissions and
* limitations under the License. * limitations under the License.
*******************************************************************************/ **************************************************************************************************/
#if !defined(CY_SDIO_CFG_H) #pragma once
#define CY_SDIO_CFG_H
#include <string.h> #include <string.h>
@ -95,10 +94,10 @@ extern "C" {
#define CYREG_UDB_UDBIF_INT_CLK_CTL 0x40347904u #define CYREG_UDB_UDBIF_INT_CLK_CTL 0x40347904u
/*************Defines for UDBs from Creator*****************************/ // *************Defines for UDBs from Creator*****************************
/***********These come for cyfitter.h**********************************/ // ***********These come for cyfitter.h**********************************
/* SDIO_HOST_bSDIO */ // SDIO_HOST_bSDIO
#define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_A0_REG 0x40341008u #define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_A0_REG 0x40341008u
#define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_A1_REG 0x40341108u #define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_A1_REG 0x40341108u
#define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_D0_REG 0x40341208u #define SDIO_HOST_bSDIO_blockCounter_u0__16BIT_D0_REG 0x40341208u
@ -764,75 +763,76 @@ extern "C" {
#define SDIO_HOST_Write_DMA_DW__TR_IN TRIG1_OUT_CPUSS_DW1_TR_IN1 #define SDIO_HOST_Write_DMA_DW__TR_IN TRIG1_OUT_CPUSS_DW1_TR_IN1
/***************************CMD DMA***************************************/ // ***************************CMD DMA***************************************
#define SDIO_HOST_CMD_DMA_DW_BLOCK (0u) #define SDIO_HOST_CMD_DMA_DW_BLOCK (0u)
#define SDIO_HOST_CMD_DMA_DW_CHANNEL (1u) #define SDIO_HOST_CMD_DMA_DW_CHANNEL (1u)
#define SDIO_HOST_CMD_DMA_HW (DW0) #define SDIO_HOST_CMD_DMA_HW (DW0)
#define SDIO_HOST_CMD_DMA_INTR_MASK (CY_DMA_INTR_MASK) #define SDIO_HOST_CMD_DMA_INTR_MASK (CY_DMA_INTR_MASK)
/* Channel settings */ // Channel settings
#define SDIO_HOST_CMD_DMA_PRIORITY (1u) #define SDIO_HOST_CMD_DMA_PRIORITY (1u)
#define SDIO_HOST_CMD_DMA_DESCRIPTOR_NUM (1u) #define SDIO_HOST_CMD_DMA_DESCRIPTOR_NUM (1u)
#define SDIO_HOST_CMD_DMA_PREEMPTABLE (true) #define SDIO_HOST_CMD_DMA_PREEMPTABLE (true)
extern cy_stc_dma_descriptor_config_t SDIO_HOST_CMD_DMA_CMD_DMA_Desc_config; extern cy_stc_dma_descriptor_config_t SDIO_HOST_CMD_DMA_CMD_DMA_Desc_config;
extern cy_stc_dma_descriptor_t SDIO_HOST_CMD_DMA_CMD_DMA_Desc; extern cy_stc_dma_descriptor_t SDIO_HOST_CMD_DMA_CMD_DMA_Desc;
/***************************Read DMA***************************************/ // ***************************Read DMA***************************************
#define SDIO_HOST_Read_DMA_DW_BLOCK (1u) #define SDIO_HOST_Read_DMA_DW_BLOCK (1u)
#define SDIO_HOST_Read_DMA_DW_CHANNEL (3u) #define SDIO_HOST_Read_DMA_DW_CHANNEL (3u)
#define SDIO_HOST_Read_DMA_HW (DW1) #define SDIO_HOST_Read_DMA_HW (DW1)
#define SDIO_HOST_Read_DMA_INTR_MASK (CY_DMA_INTR_MASK) #define SDIO_HOST_Read_DMA_INTR_MASK (CY_DMA_INTR_MASK)
/* Channel settings */ // Channel settings
#define SDIO_HOST_Read_DMA_PRIORITY (0u) #define SDIO_HOST_Read_DMA_PRIORITY (0u)
#define SDIO_HOST_Read_DMA_DESCRIPTOR_NUM (1u) #define SDIO_HOST_Read_DMA_DESCRIPTOR_NUM (1u)
#define SDIO_HOST_Read_DMA_PREEMPTABLE (false) #define SDIO_HOST_Read_DMA_PREEMPTABLE (false)
extern cy_stc_dma_descriptor_config_t SDIO_HOST_Read_DMA_Read_DMA_Desc_config; extern cy_stc_dma_descriptor_config_t SDIO_HOST_Read_DMA_Read_DMA_Desc_config;
extern cy_stc_dma_descriptor_t SDIO_HOST_Read_DMA_Read_DMA_Desc; extern cy_stc_dma_descriptor_t SDIO_HOST_Read_DMA_Read_DMA_Desc;
/***************************Resp DMA***************************************/ // ***************************Resp DMA***************************************
#define SDIO_HOST_Resp_DMA_DW_BLOCK (0u) #define SDIO_HOST_Resp_DMA_DW_BLOCK (0u)
#define SDIO_HOST_Resp_DMA_DW_CHANNEL (0u) #define SDIO_HOST_Resp_DMA_DW_CHANNEL (0u)
#define SDIO_HOST_Resp_DMA_HW (DW0) #define SDIO_HOST_Resp_DMA_HW (DW0)
#define SDIO_HOST_Resp_DMA_INTR_MASK (CY_DMA_INTR_MASK) #define SDIO_HOST_Resp_DMA_INTR_MASK (CY_DMA_INTR_MASK)
/* Channel settings */ // Channel settings
#define SDIO_HOST_Resp_DMA_PRIORITY (1u) #define SDIO_HOST_Resp_DMA_PRIORITY (1u)
#define SDIO_HOST_Resp_DMA_DESCRIPTOR_NUM (1u) #define SDIO_HOST_Resp_DMA_DESCRIPTOR_NUM (1u)
#define SDIO_HOST_Resp_DMA_PREEMPTABLE (true) #define SDIO_HOST_Resp_DMA_PREEMPTABLE (true)
extern cy_stc_dma_descriptor_config_t SDIO_HOST_Resp_DMA_Resp_DMA_Desc_config; extern cy_stc_dma_descriptor_config_t SDIO_HOST_Resp_DMA_Resp_DMA_Desc_config;
extern cy_stc_dma_descriptor_t SDIO_HOST_Resp_DMA_Resp_DMA_Desc; extern cy_stc_dma_descriptor_t SDIO_HOST_Resp_DMA_Resp_DMA_Desc;
/***************************Write DMA***************************************/ // ***************************Write DMA***************************************
#define SDIO_HOST_Write_DMA_DW_BLOCK (1u) #define SDIO_HOST_Write_DMA_DW_BLOCK (1u)
#define SDIO_HOST_Write_DMA_DW_CHANNEL (1u) #define SDIO_HOST_Write_DMA_DW_CHANNEL (1u)
#define SDIO_HOST_Write_DMA_HW (DW1) #define SDIO_HOST_Write_DMA_HW (DW1)
#define SDIO_HOST_Write_DMA_INTR_MASK (CY_DMA_INTR_MASK) #define SDIO_HOST_Write_DMA_INTR_MASK (CY_DMA_INTR_MASK)
/* Channel settings */ // Channel settings
#define SDIO_HOST_Write_DMA_PRIORITY (0u) #define SDIO_HOST_Write_DMA_PRIORITY (0u)
#define SDIO_HOST_Write_DMA_DESCRIPTOR_NUM (1u) #define SDIO_HOST_Write_DMA_DESCRIPTOR_NUM (1u)
#define SDIO_HOST_Write_DMA_PREEMPTABLE (false) #define SDIO_HOST_Write_DMA_PREEMPTABLE (false)
extern cy_stc_dma_descriptor_config_t SDIO_HOST_Write_DMA_Write_DMA_Desc_config; extern cy_stc_dma_descriptor_config_t SDIO_HOST_Write_DMA_Write_DMA_Desc_config;
extern cy_stc_dma_descriptor_t SDIO_HOST_Write_DMA_Write_DMA_Desc; extern cy_stc_dma_descriptor_t SDIO_HOST_Write_DMA_Write_DMA_Desc;
/***************************SDIO Clock**************************************/ // ***************************SDIO Clock**************************************
/** The peripheral clock divider number */ /** The peripheral clock divider number */
#define SDIO_HOST_Internal_Clock_DIV_NUM ((uint32_t)SDIO_HOST_Internal_Clock__DIV_NUM) #define SDIO_HOST_Internal_Clock_DIV_NUM ((uint32_t)SDIO_HOST_Internal_Clock__DIV_NUM)
/** The peripheral clock divider type */ /** The peripheral clock divider type */
#define SDIO_HOST_Internal_Clock_DIV_TYPE ((cy_en_divider_types_t)SDIO_HOST_Internal_Clock__DIV_TYPE) #define SDIO_HOST_Internal_Clock_DIV_TYPE \
((cy_en_divider_types_t)SDIO_HOST_Internal_Clock__DIV_TYPE)
/*Function for configuring TriggerMuxes*/ // Function for configuring TriggerMuxes
void SDIO_Host_Config_TriggerMuxes(void); void SDIO_Host_Config_TriggerMuxes(void);
/*Function for configuring UDBs*/ // Function for configuring UDBs
void SDIO_Host_Config_UDBs(void); void SDIO_Host_Config_UDBs(void);
/* SDIO_HOST_Read_Int */ // SDIO_HOST_Read_Int
#define SDIO_HOST_Read_Int__INTC_CORTEXM4_ASSIGNED 1 #define SDIO_HOST_Read_Int__INTC_CORTEXM4_ASSIGNED 1
#define SDIO_HOST_Read_Int__INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_Read_Int__INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_Read_Int__INTC_NUMBER 69u #define SDIO_HOST_Read_Int__INTC_NUMBER 69u
@ -840,7 +840,7 @@ void SDIO_Host_Config_UDBs(void);
#define SDIO_HOST_Read_Int_INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_Read_Int_INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_Read_Int_INTC_NUMBER 69u #define SDIO_HOST_Read_Int_INTC_NUMBER 69u
/* SDIO_HOST_sdio_int */ // SDIO_HOST_sdio_int
#define SDIO_HOST_sdio_int__INTC_CORTEXM4_ASSIGNED 1 #define SDIO_HOST_sdio_int__INTC_CORTEXM4_ASSIGNED 1
#define SDIO_HOST_sdio_int__INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_sdio_int__INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_sdio_int__INTC_NUMBER 122u #define SDIO_HOST_sdio_int__INTC_NUMBER 122u
@ -848,7 +848,7 @@ void SDIO_Host_Config_UDBs(void);
#define SDIO_HOST_sdio_int_INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_sdio_int_INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_sdio_int_INTC_NUMBER 122u #define SDIO_HOST_sdio_int_INTC_NUMBER 122u
/* SDIO_HOST_Write_Int */ // SDIO_HOST_Write_Int
#define SDIO_HOST_Write_Int__INTC_CORTEXM4_ASSIGNED 1 #define SDIO_HOST_Write_Int__INTC_CORTEXM4_ASSIGNED 1
#define SDIO_HOST_Write_Int__INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_Write_Int__INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_Write_Int__INTC_NUMBER 67u #define SDIO_HOST_Write_Int__INTC_NUMBER 67u
@ -856,10 +856,9 @@ void SDIO_Host_Config_UDBs(void);
#define SDIO_HOST_Write_Int_INTC_CORTEXM4_PRIORITY 7u #define SDIO_HOST_Write_Int_INTC_CORTEXM4_PRIORITY 7u
#define SDIO_HOST_Write_Int_INTC_NUMBER 67u #define SDIO_HOST_Write_Int_INTC_NUMBER 67u
// ****************************SDIO Port**************************************
#define SDIO_HOST_GPIO_PORT GPIO_PRT9
#if defined(__cplusplus) #if defined(__cplusplus)
} }
#endif #endif
#endif /* !defined(CY_SDIO_CFG_H) */
/* [] END OF FILE */

165
targets/TARGET_Cypress/TARGET_PSOC6/common/udb-sdio-whd/LICENSE Executable file
View File

@ -0,0 +1,165 @@
Apache License
Version 2.0, January 2004
http://www.apache.org/licenses/
TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION
1. Definitions.
"License" shall mean the terms and conditions for use, reproduction, and
distribution as defined by Sections 1 through 9 of this document.
"Licensor" shall mean the copyright owner or entity authorized by the copyright
owner that is granting the License.
"Legal Entity" shall mean the union of the acting entity and all other entities
that control, are controlled by, or are under common control with that entity.
For the purposes of this definition, "control" means (i) the power, direct or
indirect, to cause the direction or management of such entity, whether by
contract or otherwise, or (ii) ownership of fifty percent (50%) or more of the
outstanding shares, or (iii) beneficial ownership of such entity.
"You" (or "Your") shall mean an individual or Legal Entity exercising
permissions granted by this License.
"Source" form shall mean the preferred form for making modifications, including
but not limited to software source code, documentation source, and configuration
files.
"Object" form shall mean any form resulting from mechanical transformation or
translation of a Source form, including but not limited to compiled object code,
generated documentation, and conversions to other media types.
"Work" shall mean the work of authorship, whether in Source or Object form, made
available under the License, as indicated by a copyright notice that is included
in or attached to the work (an example is provided in the Appendix below).
"Derivative Works" shall mean any work, whether in Source or Object form, that
is based on (or derived from) the Work and for which the editorial revisions,
annotations, elaborations, or other modifications represent, as a whole, an
original work of authorship. For the purposes of this License, Derivative Works
shall not include works that remain separable from, or merely link (or bind by
name) to the interfaces of, the Work and Derivative Works thereof.
"Contribution" shall mean any work of authorship, including the original version
of the Work and any modifications or additions to that Work or Derivative Works
thereof, that is intentionally submitted to Licensor for inclusion in the Work
by the copyright owner or by an individual or Legal Entity authorized to submit
on behalf of the copyright owner. For the purposes of this definition,
"submitted" means any form of electronic, verbal, or written communication sent
to the Licensor or its representatives, including but not limited to
communication on electronic mailing lists, source code control systems, and
issue tracking systems that are managed by, or on behalf of, the Licensor for
the purpose of discussing and improving the Work, but excluding communication
that is conspicuously marked or otherwise designated in writing by the copyright
owner as "Not a Contribution."
"Contributor" shall mean Licensor and any individual or Legal Entity on behalf
of whom a Contribution has been received by Licensor and subsequently
incorporated within the Work.
2. Grant of Copyright License.
Subject to the terms and conditions of this License, each Contributor hereby
grants to You a perpetual, worldwide, non-exclusive, no-charge, royalty-free,
irrevocable copyright license to reproduce, prepare Derivative Works of,
publicly display, publicly perform, sublicense, and distribute the Work and such
Derivative Works in Source or Object form.
3. Grant of Patent License.
Subject to the terms and conditions of this License, each Contributor hereby
grants to You a perpetual, worldwide, non-exclusive, no-charge, royalty-free,
irrevocable (except as stated in this section) patent license to make, have
made, use, offer to sell, sell, import, and otherwise transfer the Work, where
such license applies only to those patent claims licensable by such Contributor
that are necessarily infringed by their Contribution(s) alone or by combination
of their Contribution(s) with the Work to which such Contribution(s) was
submitted. If You institute patent litigation against any entity (including a
cross-claim or counterclaim in a lawsuit) alleging that the Work or a
Contribution incorporated within the Work constitutes direct or contributory
patent infringement, then any patent licenses granted to You under this License
for that Work shall terminate as of the date such litigation is filed.
4. Redistribution.
You may reproduce and distribute copies of the Work or Derivative Works thereof
in any medium, with or without modifications, and in Source or Object form,
provided that You meet the following conditions:
You must give any other recipients of the Work or Derivative Works a copy of
this License; and
You must cause any modified files to carry prominent notices stating that You
changed the files; and
You must retain, in the Source form of any Derivative Works that You distribute,
all copyright, patent, trademark, and attribution notices from the Source form
of the Work, excluding those notices that do not pertain to any part of the
Derivative Works; and
If the Work includes a "NOTICE" text file as part of its distribution, then any
Derivative Works that You distribute must include a readable copy of the
attribution notices contained within such NOTICE file, excluding those notices
that do not pertain to any part of the Derivative Works, in at least one of the
following places: within a NOTICE text file distributed as part of the
Derivative Works; within the Source form or documentation, if provided along
with the Derivative Works; or, within a display generated by the Derivative
Works, if and wherever such third-party notices normally appear. The contents of
the NOTICE file are for informational purposes only and do not modify the
License. You may add Your own attribution notices within Derivative Works that
You distribute, alongside or as an addendum to the NOTICE text from the Work,
provided that such additional attribution notices cannot be construed as
modifying the License.
You may add Your own copyright statement to Your modifications and may provide
additional or different license terms and conditions for use, reproduction, or
distribution of Your modifications, or for any such Derivative Works as a whole,
provided Your use, reproduction, and distribution of the Work otherwise complies
with the conditions stated in this License.
5. Submission of Contributions.
Unless You explicitly state otherwise, any Contribution intentionally submitted
for inclusion in the Work by You to the Licensor shall be under the terms and
conditions of this License, without any additional terms or conditions.
Notwithstanding the above, nothing herein shall supersede or modify the terms of
any separate license agreement you may have executed with Licensor regarding
such Contributions.
6. Trademarks.
This License does not grant permission to use the trade names, trademarks,
service marks, or product names of the Licensor, except as required for
reasonable and customary use in describing the origin of the Work and
reproducing the content of the NOTICE file.
7. Disclaimer of Warranty.
Unless required by applicable law or agreed to in writing, Licensor provides the
Work (and each Contributor provides its Contributions) on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied,
including, without limitation, any warranties or conditions of TITLE,
NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A PARTICULAR PURPOSE. You are
solely responsible for determining the appropriateness of using or
redistributing the Work and assume any risks associated with Your exercise of
permissions under this License.
8. Limitation of Liability.
In no event and under no legal theory, whether in tort (including negligence),
contract, or otherwise, unless required by applicable law (such as deliberate
and grossly negligent acts) or agreed to in writing, shall any Contributor be
liable to You for damages, including any direct, indirect, special, incidental,
or consequential damages of any character arising as a result of this License or
out of the use or inability to use the Work (including but not limited to
damages for loss of goodwill, work stoppage, computer failure or malfunction, or
any and all other commercial damages or losses), even if such Contributor has
been advised of the possibility of such damages.
9. Accepting Warranty or Additional Liability.
While redistributing the Work or Derivative Works thereof, You may choose to
offer, and charge a fee for, acceptance of support, warranty, indemnity, or
other liability obligations and/or rights consistent with this License. However,
in accepting such obligations, You may act only on Your own behalf and on Your
sole responsibility, not on behalf of any other Contributor, and only if You
agree to indemnify, defend, and hold each Contributor harmless for any liability
incurred by, or claims asserted against, such Contributor by reason of your
accepting any such warranty or additional liability.

1634
targets/TARGET_Cypress/TARGET_PSOC6/common/udb-sdio-whd/SDIO_HOST.c Normal file → Executable file
View File

File diff suppressed because it is too large Load Diff

373
targets/TARGET_Cypress/TARGET_PSOC6/common/udb-sdio-whd/SDIO_HOST.h Normal file → Executable file
View File

@ -1,59 +1,58 @@
/***************************************************************************//** /***********************************************************************************************//**
* \file SDIO_HOST.h * \file SDIO_HOST.h
* *
* \brief * \brief
* This file provides types definition, constants and function definition for * This file provides types definition, constants and function definition for
* the SDIO driver. * the SDIO driver.
* *
******************************************************************************** ***************************************************************************************************
* \copyright * \copyright
* Copyright 2016-2020 Cypress Semiconductor Corporation * Copyright 2016-2020 Cypress Semiconductor Corporation
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
* *
* Licensed under the Apache License, Version 2.0 (the "License"); * Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License. * you may not use this file except in compliance with the License.
* You may obtain a copy of the License at * You may obtain a copy of the License at
* *
* http://www.apache.org/licenses/LICENSE-2.0 * http://www.apache.org/licenses/LICENSE-2.0
* *
* Unless required by applicable law or agreed to in writing, software * Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS, * distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and * See the License for the specific language governing permissions and
* limitations under the License. * limitations under the License.
*******************************************************************************/ **************************************************************************************************/
/** /**
* \defgroup group_bsp_pin_state Pin States * \defgroup group_bsp_pin_state Pin States
* \defgroup group_bsp_pins Pin Mappings * \defgroup group_bsp_pins Pin Mappings
* \defgroup group_bsp_macros Macros * \defgroup group_bsp_macros Macros
* \defgroup group_bsp_functions Functions * \defgroup group_bsp_functions Functions
* *
* \defgroup group_udb_sdio UDB_SDIO * \defgroup group_udb_sdio UDB_SDIO
* \{ * \{
* SDIO - Secure Digital Input Output is a standard for communicating with various * SDIO - Secure Digital Input Output is a standard for communicating with various
external devices such as Wifi and bluetooth devices. external devices such as Wifi and bluetooth devices.
* <p> * <p>
* The driver is currently designed to only support communication with certain * The driver is currently designed to only support communication with certain
* Cypress Wifi and Bluetooth chipsets, it is not designed to work with a general * Cypress Wifi and Bluetooth chipsets, it is not designed to work with a general
* SDIO card, or even and SD card. It is only intended to be used by the WiFi * SDIO card, or even and SD card. It is only intended to be used by the WiFi
* driver for communication. * driver for communication.
* <p> * <p>
* This is not intended to be used as a general purpose API. * This is not intended to be used as a general purpose API.
* *
* \section group_udb_sdio_section_configuration_considerations Configuration Considerations * \section group_udb_sdio_section_configuration_considerations Configuration Considerations
* Features: * Features:
* * Always Four Wire Mode * * Always Four Wire Mode
* * Supports Card Interrupt * * Supports Card Interrupt
* * Uses DMA for command and data transfer * * Uses DMA for command and data transfer
* *
* \defgroup group_udb_sdio_macros Macros * \defgroup group_udb_sdio_macros Macros
* \defgroup group_udb_sdio_functions Functions * \defgroup group_udb_sdio_functions Functions
* \defgroup group_udb_sdio_data_structures Data Structures * \defgroup group_udb_sdio_data_structures Data Structures
*/ */
#if !defined(CY_SDIO_H) #pragma once
#define CY_SDIO_H
#if defined(CYHAL_UDB_SDIO) #if defined(CYHAL_UDB_SDIO)
#include "SDIO_HOST_cfg.h" #include "SDIO_HOST_cfg.h"
@ -63,23 +62,25 @@ extern "C" {
#endif #endif
/*************************************** //==================================================================================================
* API Constants // API Constants
***************************************/ //==================================================================================================
/** /**
* \addtogroup group_udb_sdio_macros * \addtogroup group_udb_sdio_macros
* \{ * \{
*/ */
#define SDIO_CMD_TIMEOUT (100000u) /**< Value used for firmware timeout*/ #define SDIO_CMD_TIMEOUT (100000u) /**< Value used for firmware timeout*/
#define SDIO_DAT_TIMEOUT (500000u) /**< Value used for firmware timeout*/ #define SDIO_DAT_TIMEOUT (500000u) /**< Value used for firmware timeout*/
#define SDIO_SRC_CLK_FREQ_HZ (10000000u) /**< Frequency of CLK_PERI*/ #define SDIO_DAT_BUSY_TIMEOUT_MS (500u) /**< Value used for firmware timeout*/
#define SDIO_ENABLE_CNT (0x20u) /**< Bit to set in Aux Ctrl reg to enable 7 bit counters.*/ #define SDIO_SRC_CLK_FREQ_HZ (10000000u) /**< Frequency of CLK_PERI*/
#define SDIO_ENABLE_CNT (0x20u) /**< Bit to set in Aux Ctrl reg to enable 7
bit counters*/
/*! /*!
\defgroup group_sdio_cmd_constants Constants for the command channel \defgroup group_sdio_cmd_constants Constants for the command channel
*/ */
/* @{*/ /* @{*/
#define SDIO_HOST_DIR (0x40u) /**< Direction bit set in command */ #define SDIO_HOST_DIR (0x40u) /**< Direction bit set in command */
#define SDIO_CMD_END_BIT (0x01u) /**< End bit set in command*/ #define SDIO_CMD_END_BIT (0x01u) /**< End bit set in command*/
@ -88,35 +89,41 @@ extern "C" {
/*@} group_sdio_cmd_constants */ /*@} group_sdio_cmd_constants */
/*! /*!
\defgroup group_sdio_ctrl_reg SDIO control register bits \defgroup group_sdio_ctrl_reg SDIO control register bits
*/ */
/* @{*/ /* @{*/
#define SDIO_CTRL_INT_CLK (0x01u) /**< Enable the internal clock running the SDIO block*/ #define SDIO_CTRL_INT_CLK (0x01u) /**< Enable the internal clock running the SDIO
block*/
#define SDIO_CTRL_SD_CLK (0x02u) /**< Enable the the SD Clock*/ #define SDIO_CTRL_SD_CLK (0x02u) /**< Enable the the SD Clock*/
#define SDIO_CTRL_ENABLE_WRITE (0x04u) /**< Enable a write, should not be set if ENABLE_READ is set*/ #define SDIO_CTRL_ENABLE_WRITE (0x04u) /**< Enable a write, should not be set if
#define SDIO_CTRL_ENABLE_READ (0x08u) /**< Enable a read, should not be set if ENABLE_WRITE is set*/ ENABLE_READ is set*/
#define SDIO_CTRL_SKIP_RESPONSE (0x10u) /**< If set no response is required for the command*/ #define SDIO_CTRL_ENABLE_READ (0x08u) /**< Enable a read, should not be set if
ENABLE_WRITE is set*/
#define SDIO_CTRL_SKIP_RESPONSE (0x10u) /**< If set no response is required for the
command*/
#define SDIO_CTRL_RESET (0x20u) /**< If set the SDIO interface is reset*/ #define SDIO_CTRL_RESET (0x20u) /**< If set the SDIO interface is reset*/
#define SDIO_CTRL_RESET_DP (0x40u) /**< If set the SDIO interface is reset*/ #define SDIO_CTRL_RESET_DP (0x40u) /**< If set the SDIO interface is reset*/
#define SDIO_CTRL_ENABLE_INT (0x80u) /**< Enables logic to detect card interrupt*/ #define SDIO_CTRL_ENABLE_INT (0x80u) /**< Enables logic to detect card interrupt*/
/*@} group_sdio_ctrl_reg */ /*@} group_sdio_ctrl_reg */
/*! /*!
\defgroup group_sdio_status_reg SDIO status register bits \defgroup group_sdio_status_reg SDIO status register bits
*/ */
/* @{*/ /* @{*/
#define SDIO_STS_CMD_DONE (0x01u) /**< The command is done*/ #define SDIO_STS_CMD_DONE (0x01u) /**< The command is done*/
#define SDIO_STS_WRITE_DONE (0x02u) /**< All data for a write has been sent*/ #define SDIO_STS_WRITE_DONE (0x02u) /**< All data for a write has been sent*/
#define SDIO_STS_READ_DONE (0x04u) /**< All data for a read has been read*/ #define SDIO_STS_READ_DONE (0x04u) /**< All data for a read has been read*/
#define SDIO_STS_CRC_ERR (0x08u) /**< A CRC error was detected during a read or write*/ #define SDIO_STS_CRC_ERR (0x08u) /**< A CRC error was detected during a read or
write*/
#define SDIO_STS_CMD_IDLE (0x10u) /**< The command channel is idle*/ #define SDIO_STS_CMD_IDLE (0x10u) /**< The command channel is idle*/
#define SDIO_STS_DAT_IDLE (0x20u) /**< The data channel is idle*/ #define SDIO_STS_DAT_IDLE (0x20u) /**< The data channel is idle*/
#define SDIO_STS_CARD_INT (0x40u) /**< The SDIO card indicated an interrupt by driving DAT[1] low*/ #define SDIO_STS_CARD_INT (0x40u) /**< The SDIO card indicated an interrupt by
driving DAT[1] low*/
/*@} group_sdio_status_reg */ /*@} group_sdio_status_reg */
/*! /*!
\defgroup group_sdio_crc Constants for 7bit CRC for command \defgroup group_sdio_crc Constants for 7bit CRC for command
*/ */
/* @{*/ /* @{*/
#define SDIO_CRC7_POLY (0x12u) /**< Value of CRC polynomial*/ #define SDIO_CRC7_POLY (0x12u) /**< Value of CRC polynomial*/
#define SDIO_CRC_UPPER_BIT (0x80u) /**< Upper bit to test if it is high*/ #define SDIO_CRC_UPPER_BIT (0x80u) /**< Upper bit to test if it is high*/
@ -125,166 +132,168 @@ extern "C" {
/** \} group_udb_sdio_macros */ /** \} group_udb_sdio_macros */
/*************************************** //==================================================================================================
* Type Definitions // Type Definitions
***************************************/ //==================================================================================================
/** /**
* \addtogroup group_udb_sdio_data_structures * \addtogroup group_udb_sdio_data_structures
* \{ * \{
*/ */
/** /**
* Create a type for the card interrupt call back * Create a type for the card interrupt call back
*/ */
typedef void (* sdio_card_int_cb_t)(void); typedef void (* sdio_card_int_cb_t)(void);
/** /**
* \brief This enum is used when checking for specific events * \brief This enum is used when checking for specific events
*/ */
typedef enum en_sdio_event typedef enum en_sdio_event
{ {
SdCmdEventCmdDone = (1u), /**< Check to see if a command is done*/ SdCmdEventCmdDone = (1u), /**< Check to see if a command is done*/
SdCmdEventTransferDone = (2u) /**< Check to see if a transfer is done*/ SdCmdEventTransferDone = (2u) /**< Check to see if a transfer is done*/
} en_sdio_event_t;
}en_sdio_event_t;
/** /**
* \brief Used to indicate the result of a function * \brief Used to indicate the result of a function
*/ */
typedef enum en_sdio_result typedef enum en_sdio_result
{ {
Ok = 0x00, /**< No error*/ Ok = 0x00, /**< No error*/
Error = 0x01, /**< Non-specific error code*/ Error = 0x01, /**< Non-specific error code*/
CommandCrcError = 0x02, /**< There was a CRC error on the Command/Response*/ CommandCrcError = 0x02, /**< There was a CRC error on the Command/Response*/
CommandIdxError = 0x04, /**< The index for the command didn't match*/ CommandIdxError = 0x04, /**< The index for the command didn't match*/
CommandEndError = 0x08, /**< There was an end bit error on the command*/ CommandEndError = 0x08, /**< There was an end bit error on the command*/
DataCrcError = 0x10, /**< There was a data CRC Error*/ DataCrcError = 0x10, /**< There was a data CRC Error*/
CMDTimeout = 0x20, /**< The command didn't finish before the timeout period was over*/ CMDTimeout = 0x20, /**< The command didn't finish before the timeout period
DataTimeout = 0x40, /**< The data didn't finish before the timeout period was over*/ was over*/
DataTimeout = 0x40, /**< The data didn't finish before the timeout period
was over*/
ResponseFlagError = 0x80 /**< There was an error in the response flag for command 53*/ ResponseFlagError = 0x80 /**< There was an error in the response flag for command 53*/
} en_sdio_result_t; } en_sdio_result_t;
/** /**
* \brief Flags used to indicate an event occurred, set in the interrupt, cleared in the check events function * \brief Flags used to indicate an event occurred, set in the interrupt, cleared in the check
*/ * events function
*/
typedef struct stc_sdcmd_event_flag typedef struct stc_sdcmd_event_flag
{ {
uint8_t u8CmdComplete; /**< If non-zero a command has completed*/ uint8_t u8CmdComplete; /**< If non-zero a command has completed*/
uint8_t u8TransComplete; /**< If non-zero a transfer has completed*/ uint8_t u8TransComplete; /**< If non-zero a transfer has completed*/
uint8_t u8CRCError; /**< If non-zero a CRC error was detected in a data transfer*/ uint8_t u8CRCError; /**< If non-zero a CRC error was detected in a data
transfer*/
}stc_sdio_event_flag_t; } stc_sdio_event_flag_t;
/** /**
* \brief Holds pointers to callback functions * \brief Holds pointers to callback functions
*/ */
typedef struct stc_sdio_irq_cb typedef struct stc_sdio_irq_cb
{ {
sdio_card_int_cb_t pfnCardIntCb; /**< Pointer to card interrupt callback function*/ sdio_card_int_cb_t pfnCardIntCb; /**< Pointer to card interrupt callback function*/
}stc_sdio_irq_cb_t; } stc_sdio_irq_cb_t;
/** /**
* \brief Global structure used to hold data from interrupt and other functions * \brief Global structure used to hold data from interrupt and other functions
*/ */
typedef struct stc_sdio_gInternalData typedef struct stc_sdio_gInternalData
{ {
stc_sdio_irq_cb_t pstcCallBacks; /**< Holds pointers to all the call back functions*/ stc_sdio_irq_cb_t pstcCallBacks; /**< Holds pointers to all the call back functions*/
stc_sdio_event_flag_t stcEvents; /**< Holds all of the event count flags, set in interrupt used in check events*/ stc_sdio_event_flag_t stcEvents; /**< Holds all of the event count flags, set in
}stc_sdio_gInternalData_t; interrupt used in check events*/
} stc_sdio_gInternalData_t;
/** /**
* \brief structure used for configuring command * \brief structure used for configuring command
*/ */
typedef struct stc_sdio_cmd_config typedef struct stc_sdio_cmd_config
{ {
uint8_t u8CmdIndex; /**< Command index*/ uint8_t u8CmdIndex; /**< Command index*/
uint32_t u32Argument; /**< The argument of command */ uint32_t u32Argument; /**< The argument of command */
uint8_t bResponseRequired; /**< TRUE: A Response is required*/ uint8_t bResponseRequired; /**< TRUE: A Response is required*/
uint8_t *pu8ResponseBuf; /**< Pointer to location to store response*/ uint8_t* pu8ResponseBuf; /**< Pointer to location to store response*/
} stc_sdio_cmd_config_t;
}stc_sdio_cmd_config_t;
/** /**
* \brief structure used for the data channel * \brief structure used for the data channel
*/ */
typedef struct stc_sdio_data_config typedef struct stc_sdio_data_config
{ {
uint8_t bRead; /**< TRUE: Read, FALSE: write*/ uint8_t bRead; /**< TRUE: Read, FALSE: write*/
uint16_t u16BlockSize; /**< Block size*/ uint16_t u16BlockSize; /**< Block size*/
uint16_t u16BlockCount; /**< Holds the number of blocks to send*/ uint16_t u16BlockCount; /**< Holds the number of blocks to send*/
uint8_t *pu8Data; /**< Pointer data buffer*/ uint8_t* pu8Data; /**< Pointer data buffer*/
} stc_sdio_data_config_t;
}stc_sdio_data_config_t;
/** /**
* \brief structure used for configuring command and data * \brief structure used for configuring command and data
*/ */
typedef struct stc_sdio_cmd typedef struct stc_sdio_cmd
{ {
uint32_t u32CmdIdx; /**< Command index*/ uint32_t u32CmdIdx; /**< Command index*/
uint32_t u32Arg; /**< The argument of command*/ uint32_t u32Arg; /**< The argument of command*/
uint32_t *pu32Response; /**< Pointer to location to store response*/ uint32_t* pu32Response; /**< Pointer to location to store response*/
uint8_t *pu8Data; /**< Pointer data buffer*/ uint8_t* pu8Data; /**< Pointer data buffer*/
uint8_t bRead; /**< TRUE: Read, FALSE: write*/ uint8_t bRead; /**< TRUE: Read, FALSE: write*/
uint16_t u16BlockCnt; /**< Number of blocks to send*/ uint16_t u16BlockCnt; /**< Number of blocks to send*/
uint16_t u16BlockSize; /**< Block size*/ uint16_t u16BlockSize; /**< Block size*/
}stc_sdio_cmd_t; } stc_sdio_cmd_t;
/** \} group_udb_sdio_data_structures */ /** \} group_udb_sdio_data_structures */
/*************************************** //==================================================================================================
* Function Prototypes // Function Prototypes
***************************************/ //==================================================================================================
/** /**
* \addtogroup group_udb_sdio_functions * \addtogroup group_udb_sdio_functions
* \{ * \{
*/ */
/* Main functions*/ // Main functions
void SDIO_Init(stc_sdio_irq_cb_t* pfuCb); void SDIO_Init(stc_sdio_irq_cb_t* pfuCb);
en_sdio_result_t SDIO_SendCommandAndWait(stc_sdio_cmd_t *pstcCmd); en_sdio_result_t SDIO_SendCommandAndWait(stc_sdio_cmd_t* pstcCmd);
void SDIO_EnableIntClock(void); void SDIO_EnableIntClock(void);
void SDIO_DisableIntClock(void); void SDIO_DisableIntClock(void);
void SDIO_EnableSdClk(void); void SDIO_EnableSdClk(void);
void SDIO_DisableSdClk(void); void SDIO_DisableSdClk(void);
void SDIO_SetSdClkFrequency(uint32_t u32SdClkFreqHz); void SDIO_SetSdClkFrequency(uint32_t u32SdClkFreqHz);
void SDIO_Reset(void); void SDIO_Reset(void);
void SDIO_EnableChipInt(void); void SDIO_EnableChipInt(void);
void SDIO_DisableChipInt(void); void SDIO_DisableChipInt(void);
void SDIO_Free(void); void SDIO_Free(void);
/*Low Level Functions*/ // Low Level Functions
void SDIO_SendCommand(stc_sdio_cmd_config_t *pstcCmdConfig); void SDIO_SendCommand(stc_sdio_cmd_config_t* pstcCmdConfig);
en_sdio_result_t SDIO_GetResponse(uint8_t bCmdIndexCheck, uint8_t bCmdCrcCheck, uint8_t u8CmdIdx, uint32_t* pu32Response, uint8_t* pu8ResponseBuf); en_sdio_result_t SDIO_GetResponse(uint8_t bCmdIndexCheck, uint8_t bCmdCrcCheck, uint8_t u8CmdIdx,
void SDIO_InitDataTransfer(stc_sdio_data_config_t *pstcDataConfig); uint32_t* pu32Response, uint8_t* pu8ResponseBuf);
en_sdio_result_t SDIO_CheckForEvent(en_sdio_event_t enEventType); void SDIO_InitDataTransfer(stc_sdio_data_config_t* pstcDataConfig);
uint8_t SDIO_CalculateCrc7(uint8_t* pu8Data, uint8_t pu8Size); en_sdio_result_t SDIO_CheckForEvent(en_sdio_event_t enEventType);
void SDIO_SetBlockSize(uint8_t u8ByteCount); uint8_t SDIO_CalculateCrc7(uint8_t* pu8Data, uint8_t pu8Size);
void SDIO_SetNumBlocks(uint8_t u8BlockCount); void SDIO_SetBlockSize(uint8_t u8ByteCount);
void SDIO_SetNumBlocks(uint8_t u8BlockCount);
/*DMA setup function*/ // DMA setup function
void SDIO_SetupDMA(void); void SDIO_SetupDMA(void);
/*Interrupt Function*/ // Interrupt Function
void SDIO_IRQ(void); void SDIO_IRQ(void);
void SDIO_READ_DMA_IRQ(void); void SDIO_READ_DMA_IRQ(void);
void SDIO_WRITE_DMA_IRQ(void); void SDIO_WRITE_DMA_IRQ(void);
void SDIO_Crc7Init(void); void SDIO_Crc7Init(void);
cy_en_syspm_status_t SDIO_DeepSleepCallback(cy_stc_syspm_callback_params_t *params, cy_en_syspm_callback_mode_t mode); cy_en_syspm_status_t SDIO_DeepSleepCallback(cy_stc_syspm_callback_params_t* params,
cy_en_syspm_callback_mode_t mode);
/** \endcond */ /** \endcond */
/** \} group_udb_sdio_functions */ /** \} group_udb_sdio_functions */
/*************************************** //==================================================================================================
* Hardware Registers // Hardware Registers
***************************************/ //==================================================================================================
/** \cond INTERNAL */ /** \cond INTERNAL */
@ -390,10 +399,6 @@ SDIO_HOST_bSDIO_byteCounter__PERIOD_REG)
} }
#endif #endif
#endif /* defined(CYHAL_UDB_SDIO) */ #endif // defined(CYHAL_UDB_SDIO)
#endif /* (CY_SDIO_H) */
/** \} group_udb_sdio */ /** \} group_udb_sdio */
/* [] END OF FILE */

1
targets/TARGET_Cypress/TARGET_PSOC6/common/udb-sdio-whd/version.xml Executable file
View File

@ -0,0 +1 @@
<version>.19214</version>