2017-11-23 01:12:13 +00:00
|
|
|
/* mbed Microcontroller Library
|
|
|
|
* Copyright (c) 2006-2013 ARM Limited
|
|
|
|
*
|
|
|
|
* Licensed under the Apache License, Version 2.0 (the "License");
|
|
|
|
* you may not use this file except in compliance with the License.
|
|
|
|
* You may obtain a copy of the License at
|
|
|
|
*
|
|
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
*
|
|
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
|
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
|
|
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
|
|
* See the License for the specific language governing permissions and
|
|
|
|
* limitations under the License.
|
|
|
|
*/
|
2017-11-27 22:52:32 +00:00
|
|
|
|
2017-11-23 01:12:13 +00:00
|
|
|
#include "drivers/QSPI.h"
|
|
|
|
#include "platform/mbed_critical.h"
|
|
|
|
|
|
|
|
#if DEVICE_QSPI
|
2017-11-27 22:52:32 +00:00
|
|
|
|
2017-11-30 17:46:25 +00:00
|
|
|
#define IS_BUS_WIDTH_VALID(width) ((width == QSPI_CFG_BUS_SINGLE) || (width == QSPI_CFG_BUS_DUAL) || (width == QSPI_CFG_BUS_QUAD))
|
|
|
|
#define IS_SIZE_VALID(size) ((size == QSPI_CFG_ADDR_SIZE_NONE) || (size == QSPI_CFG_ADDR_SIZE_8) || (size == QSPI_CFG_ADDR_SIZE_16) || (size == QSPI_CFG_ADDR_SIZE_24) || (size == QSPI_CFG_ADDR_SIZE_32))
|
|
|
|
#define IS_ALT_SIZE_VALID(alt_size) ((alt_size == QSPI_CFG_ALT_SIZE_NONE) || (alt_size == QSPI_CFG_ALT_SIZE_8) || (alt_size == QSPI_CFG_ALT_SIZE_16) || (alt_size == QSPI_CFG_ALT_SIZE_24) || (alt_size == QSPI_CFG_ALT_SIZE_32))
|
2017-11-23 01:12:13 +00:00
|
|
|
|
|
|
|
namespace mbed {
|
|
|
|
|
|
|
|
QSPI* QSPI::_owner = NULL;
|
2017-11-29 20:01:04 +00:00
|
|
|
SingletonPtr<PlatformMutex> QSPI::_mutex;
|
|
|
|
|
2017-11-23 01:12:13 +00:00
|
|
|
QSPI::QSPI(PinName io0, PinName io1, PinName io2, PinName io3, PinName sclk, PinName ssel) :
|
2017-11-27 22:52:32 +00:00
|
|
|
_qspi() {
|
2017-11-23 01:12:13 +00:00
|
|
|
_qspi_io0 = io0;
|
|
|
|
_qspi_io1 = io1;
|
|
|
|
_qspi_io2 = io2;
|
|
|
|
_qspi_io3 = io3;
|
|
|
|
_qspi_clk = sclk;
|
2017-11-27 22:52:32 +00:00
|
|
|
_qspi_cs = ssel;
|
|
|
|
_inst_width = QSPI_CFG_BUS_SINGLE;
|
|
|
|
_address_width = QSPI_CFG_BUS_SINGLE;
|
|
|
|
_address_size = QSPI_CFG_ADDR_SIZE_24;
|
|
|
|
_alt_width = QSPI_CFG_BUS_SINGLE;
|
|
|
|
_alt_size = QSPI_CFG_ALT_SIZE_NONE;
|
|
|
|
_data_width = QSPI_CFG_BUS_SINGLE;
|
|
|
|
_num_dummy_cycles = 0;
|
|
|
|
_mode = 0;
|
|
|
|
_hz = ONE_MHZ;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
|
2017-11-30 17:46:25 +00:00
|
|
|
qspi_status_t QSPI::configure_format(qspi_bus_width_t inst_width, qspi_bus_width_t address_width, qspi_address_size_t address_size, qspi_bus_width_t alt_width, qspi_alt_size_t alt_size, qspi_bus_width_t data_width, int dummy_cycles, int mode ) {
|
2017-11-29 20:01:04 +00:00
|
|
|
if(!IS_BUS_WIDTH_VALID(inst_width))
|
2017-11-30 17:46:25 +00:00
|
|
|
return QSPI_STATUS_INVALID_PARAMETER;
|
2017-11-29 20:01:04 +00:00
|
|
|
if(!IS_BUS_WIDTH_VALID(address_width))
|
2017-11-30 17:46:25 +00:00
|
|
|
return QSPI_STATUS_INVALID_PARAMETER;
|
2017-11-29 20:01:04 +00:00
|
|
|
if(!IS_SIZE_VALID(address_size))
|
2017-11-30 17:46:25 +00:00
|
|
|
return QSPI_STATUS_INVALID_PARAMETER;
|
2017-11-29 20:01:04 +00:00
|
|
|
if(!IS_BUS_WIDTH_VALID(alt_width))
|
2017-11-30 17:46:25 +00:00
|
|
|
return QSPI_STATUS_INVALID_PARAMETER;
|
2017-11-29 20:01:04 +00:00
|
|
|
if(!IS_ALT_SIZE_VALID(alt_size))
|
2017-11-30 17:46:25 +00:00
|
|
|
return QSPI_STATUS_INVALID_PARAMETER;
|
2017-11-29 20:01:04 +00:00
|
|
|
if(!IS_BUS_WIDTH_VALID(data_width))
|
2017-11-30 17:46:25 +00:00
|
|
|
return QSPI_STATUS_INVALID_PARAMETER;
|
2017-11-29 20:01:04 +00:00
|
|
|
if(dummy_cycles < 0)
|
2017-11-30 17:46:25 +00:00
|
|
|
return QSPI_STATUS_INVALID_PARAMETER;
|
2017-11-29 20:01:04 +00:00
|
|
|
if(mode != 0 && mode != 1)
|
2017-11-30 17:46:25 +00:00
|
|
|
return QSPI_STATUS_INVALID_PARAMETER;
|
2017-11-23 01:12:13 +00:00
|
|
|
|
|
|
|
lock();
|
2017-11-30 17:46:25 +00:00
|
|
|
_inst_width = inst_width;
|
|
|
|
_address_width = address_width;
|
|
|
|
_address_size = address_size;
|
|
|
|
_alt_width = alt_width;
|
|
|
|
_alt_size = alt_size;
|
|
|
|
_data_width = data_width;
|
2017-11-23 01:12:13 +00:00
|
|
|
_num_dummy_cycles = dummy_cycles;
|
|
|
|
_mode = mode;
|
|
|
|
unlock();
|
|
|
|
|
2017-11-30 17:46:25 +00:00
|
|
|
return QSPI_STATUS_OK;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
|
2017-11-30 17:46:25 +00:00
|
|
|
qspi_status_t QSPI::set_frequency(int hz) {
|
|
|
|
qspi_status_t ret_status = QSPI_STATUS_OK;
|
2017-11-23 01:12:13 +00:00
|
|
|
lock();
|
|
|
|
_hz = hz;
|
|
|
|
|
|
|
|
//If the same owner, just change freq.
|
|
|
|
//Otherwise we may have to change mode as well, so call _acquire
|
|
|
|
if (_owner == this) {
|
2017-11-27 22:52:32 +00:00
|
|
|
if(QSPI_STATUS_OK != qspi_frequency(&_qspi, _hz)) {
|
2017-11-30 17:46:25 +00:00
|
|
|
ret_status = QSPI_STATUS_ERROR;
|
2017-11-27 22:52:32 +00:00
|
|
|
}
|
2017-11-23 01:12:13 +00:00
|
|
|
} else {
|
|
|
|
_acquire();
|
|
|
|
}
|
|
|
|
unlock();
|
|
|
|
|
2017-11-27 22:52:32 +00:00
|
|
|
return ret_status;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
|
2017-11-30 17:46:25 +00:00
|
|
|
qspi_status_t QSPI::initialize() {
|
2017-11-23 01:12:13 +00:00
|
|
|
lock();
|
|
|
|
qspi_status_t ret = qspi_init(&_qspi, _qspi_io0, _qspi_io1, _qspi_io2, _qspi_io3, _qspi_clk, _qspi_cs, _hz, _mode );
|
|
|
|
unlock();
|
|
|
|
|
2017-11-30 17:46:25 +00:00
|
|
|
return ( ret == QSPI_STATUS_OK )? QSPI_STATUS_OK : QSPI_STATUS_ERROR;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
|
2017-11-30 17:46:25 +00:00
|
|
|
qspi_status_t QSPI::read(unsigned int address, char *rx_buffer, size_t *rx_length) {
|
|
|
|
qspi_status_t ret_status = QSPI_STATUS_ERROR;
|
2017-11-23 01:12:13 +00:00
|
|
|
|
|
|
|
if( (rx_length != NULL) && (rx_buffer != NULL) ) {
|
|
|
|
if(*rx_length != 0) {
|
|
|
|
lock();
|
|
|
|
if( true == _acquire()) {
|
|
|
|
qspi_command_t *qspi_cmd = _build_qspi_command(-1, address, -1);
|
|
|
|
if(QSPI_STATUS_OK == qspi_read(&_qspi, qspi_cmd, rx_buffer, rx_length)) {
|
2017-11-30 17:46:25 +00:00
|
|
|
ret_status = QSPI_STATUS_OK;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
unlock();
|
|
|
|
}
|
2017-11-27 22:52:32 +00:00
|
|
|
} else {
|
2017-11-30 17:46:25 +00:00
|
|
|
ret_status = QSPI_STATUS_INVALID_PARAMETER;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
|
2017-11-27 22:52:32 +00:00
|
|
|
return ret_status;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
|
2017-11-30 17:46:25 +00:00
|
|
|
qspi_status_t QSPI::write(unsigned int address, const char *tx_buffer, size_t *tx_length) {
|
|
|
|
qspi_status_t ret_status = QSPI_STATUS_ERROR;
|
2017-11-23 01:12:13 +00:00
|
|
|
|
|
|
|
if( (tx_length != NULL) && (tx_buffer != NULL) ) {
|
|
|
|
if(*tx_length != 0) {
|
|
|
|
lock();
|
|
|
|
if(true == _acquire()) {
|
|
|
|
qspi_command_t *qspi_cmd = _build_qspi_command(-1, address, -1);
|
|
|
|
if(QSPI_STATUS_OK == qspi_write(&_qspi, qspi_cmd, tx_buffer, tx_length)) {
|
2017-11-30 17:46:25 +00:00
|
|
|
ret_status = QSPI_STATUS_OK;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
unlock();
|
|
|
|
}
|
2017-11-27 22:52:32 +00:00
|
|
|
} else {
|
2017-11-30 17:46:25 +00:00
|
|
|
ret_status = QSPI_STATUS_INVALID_PARAMETER;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
|
2017-11-27 22:52:32 +00:00
|
|
|
return ret_status;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
|
2017-11-30 17:46:25 +00:00
|
|
|
qspi_status_t QSPI::read(unsigned int instruction, unsigned int address, unsigned int alt, char *rx_buffer, size_t *rx_length) {
|
|
|
|
qspi_status_t ret_status = QSPI_STATUS_ERROR;
|
2017-11-23 01:12:13 +00:00
|
|
|
|
|
|
|
if( (rx_length != NULL) && (rx_buffer != NULL) ) {
|
|
|
|
if(*rx_length != 0) {
|
|
|
|
lock();
|
|
|
|
if( true == _acquire()) {
|
|
|
|
qspi_command_t *qspi_cmd = _build_qspi_command(instruction, address, alt);
|
|
|
|
if(QSPI_STATUS_OK == qspi_read(&_qspi, qspi_cmd, rx_buffer, rx_length)) {
|
2017-11-30 17:46:25 +00:00
|
|
|
ret_status = QSPI_STATUS_OK;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
unlock();
|
|
|
|
}
|
2017-11-27 22:52:32 +00:00
|
|
|
} else {
|
2017-11-30 17:46:25 +00:00
|
|
|
ret_status = QSPI_STATUS_INVALID_PARAMETER;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
|
2017-11-27 22:52:32 +00:00
|
|
|
return ret_status;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
|
2017-11-30 17:46:25 +00:00
|
|
|
qspi_status_t QSPI::write(unsigned int instruction, unsigned int address, unsigned int alt, const char *tx_buffer, size_t *tx_length) {
|
|
|
|
qspi_status_t ret_status = QSPI_STATUS_ERROR;
|
2017-11-23 01:12:13 +00:00
|
|
|
|
|
|
|
if( (tx_length != NULL) && (tx_buffer != NULL) ) {
|
|
|
|
if(*tx_length != 0) {
|
|
|
|
lock();
|
|
|
|
if(true == _acquire()) {
|
|
|
|
qspi_command_t *qspi_cmd = _build_qspi_command(instruction, address, alt);
|
|
|
|
if(QSPI_STATUS_OK == qspi_write(&_qspi, qspi_cmd, tx_buffer, tx_length)) {
|
2017-11-30 17:46:25 +00:00
|
|
|
ret_status = QSPI_STATUS_OK;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
unlock();
|
|
|
|
}
|
2017-11-27 22:52:32 +00:00
|
|
|
} else {
|
2017-11-30 17:46:25 +00:00
|
|
|
ret_status = QSPI_STATUS_INVALID_PARAMETER;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
|
2017-11-27 22:52:32 +00:00
|
|
|
return ret_status;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
|
2017-11-30 17:46:25 +00:00
|
|
|
qspi_status_t QSPI::command_transfer(unsigned int instruction, const char *tx_buffer, size_t tx_length, const char *rx_buffer, size_t rx_length) {
|
|
|
|
qspi_status_t ret_status = QSPI_STATUS_ERROR;
|
2017-11-23 01:12:13 +00:00
|
|
|
|
|
|
|
lock();
|
|
|
|
if(true == _acquire()) {
|
|
|
|
qspi_command_t *qspi_cmd = _build_qspi_command(instruction, -1, -1); //We just need the command
|
2017-11-27 22:52:32 +00:00
|
|
|
if(QSPI_STATUS_OK == qspi_command_transfer(&_qspi, qspi_cmd, (const void *)tx_buffer, tx_length, (void *)rx_buffer, rx_length)) {
|
2017-11-23 01:12:13 +00:00
|
|
|
//We got error status, return 0
|
2017-11-30 17:46:25 +00:00
|
|
|
ret_status = QSPI_STATUS_OK;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
2017-11-27 22:52:32 +00:00
|
|
|
}
|
2017-11-23 01:12:13 +00:00
|
|
|
unlock();
|
|
|
|
|
2017-11-27 22:52:32 +00:00
|
|
|
return ret_status;
|
2017-11-23 01:12:13 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
void QSPI::lock() {
|
|
|
|
_mutex->lock();
|
|
|
|
}
|
|
|
|
|
|
|
|
void QSPI::unlock() {
|
|
|
|
_mutex->unlock();
|
|
|
|
}
|
|
|
|
|
|
|
|
// Note: Private function with no locking
|
|
|
|
bool QSPI::_acquire() {
|
|
|
|
qspi_status_t ret = QSPI_STATUS_OK;
|
|
|
|
|
|
|
|
if (_owner != this) {
|
|
|
|
//This will set freq as well
|
|
|
|
ret = qspi_init(&_qspi, _qspi_io0, _qspi_io1, _qspi_io2, _qspi_io3, _qspi_clk, _qspi_cs, _hz, _mode );
|
|
|
|
_owner = this;
|
|
|
|
}
|
|
|
|
|
|
|
|
return ( ret == QSPI_STATUS_OK )? true:false;
|
|
|
|
}
|
|
|
|
|
|
|
|
qspi_command_t *QSPI::_build_qspi_command(int instruction, int address, int alt) {
|
|
|
|
|
|
|
|
memset( &_qspi_command, 0, sizeof(qspi_command_t) );
|
|
|
|
//Set up instruction phase parameters
|
|
|
|
_qspi_command.instruction.bus_width = _inst_width;
|
|
|
|
if(instruction != -1) {
|
|
|
|
_qspi_command.instruction.value = instruction;
|
|
|
|
} else {
|
|
|
|
_qspi_command.instruction.value = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
//Set up address phase parameters
|
|
|
|
_qspi_command.address.bus_width = _address_width;
|
|
|
|
_qspi_command.address.size = _address_size;
|
|
|
|
if(address != -1) {
|
|
|
|
_qspi_command.address.value = address;
|
|
|
|
} else {
|
|
|
|
_qspi_command.address.value = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
//Set up alt phase parameters
|
|
|
|
_qspi_command.alt.bus_width = _alt_width;
|
|
|
|
_qspi_command.alt.size = _alt_size;
|
|
|
|
if(alt != -1) {
|
|
|
|
_qspi_command.alt.value = alt;
|
|
|
|
} else {
|
|
|
|
//In the case alt phase is absent, set the alt size to be NONE
|
|
|
|
_qspi_command.alt.value = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
//Set up dummy cycle count
|
|
|
|
_qspi_command.dummy_count = _num_dummy_cycles;
|
|
|
|
|
|
|
|
//Set up bus width for data phase
|
|
|
|
_qspi_command.data.bus_width = _data_width;
|
|
|
|
|
|
|
|
return &_qspi_command;
|
|
|
|
}
|
|
|
|
|
|
|
|
} // namespace mbed
|
|
|
|
|
|
|
|
#endif
|