mirror of https://github.com/ARMmbed/mbed-os.git
236 lines
9.1 KiB
C
236 lines
9.1 KiB
C
/* mbed Microcontroller Library
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
******************************************************************************
|
|
*
|
|
* Copyright (c) 2015-2024 STMicroelectronics.
|
|
* All rights reserved.
|
|
*
|
|
* This software component is licensed by ST under BSD 3-Clause license,
|
|
* the "License"; You may not use this file except in compliance with the
|
|
* License. You may obtain a copy of the License at:
|
|
* opensource.org/licenses/BSD-3-Clause
|
|
*
|
|
******************************************************************************
|
|
*/
|
|
|
|
/**
|
|
* This file configures the system clock as follows:
|
|
*--------------------------------------------------------------------
|
|
* System clock source | 1- USE_PLL_HSE_EXTC
|
|
* | 2- USE_PLL_HSE_XTAL
|
|
* | 3- USE_PLL_HSI (internal 64 MHz clock)
|
|
*--------------------------------------------------------------------
|
|
* SYSCLK(MHz) | 250
|
|
* AHBCLK (MHz) | 250
|
|
* APB1CLK (MHz) | 250
|
|
* APB2CLK (MHz) | 250
|
|
* APB3CLK (MHz) | 250
|
|
* USB capable (48 MHz) | YES
|
|
*--------------------------------------------------------------------
|
|
**/
|
|
|
|
#include "stm32h5xx.h"
|
|
#include "mbed_error.h"
|
|
|
|
// clock source is selected with CLOCK_SOURCE in json config
|
|
#define USE_PLL_HSE_EXTC 0x8 // Use external clock (ST Link MCO - default option)
|
|
#define USE_PLL_HSE_XTAL 0x4 // Use external xtal (check User manual)
|
|
#define USE_PLL_HSI 0x2 // Use HSI internal clock
|
|
|
|
#if ( ((CLOCK_SOURCE) & USE_PLL_HSE_XTAL) || ((CLOCK_SOURCE) & USE_PLL_HSE_EXTC) )
|
|
uint8_t SetSysClock_PLL_HSE(uint8_t bypass);
|
|
#endif /* ((CLOCK_SOURCE) & USE_PLL_HSE_XTAL) || ((CLOCK_SOURCE) & USE_PLL_HSE_EXTC) */
|
|
|
|
#if ((CLOCK_SOURCE) & USE_PLL_HSI)
|
|
uint8_t SetSysClock_PLL_HSI(void);
|
|
#endif /* ((CLOCK_SOURCE) & USE_PLL_HSI) */
|
|
|
|
/**
|
|
* @brief Configures the System clock source
|
|
* @note This function should be called only once the RCC clock configuration
|
|
* is reset to the default reset state (done in SystemInit() function).
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
|
|
void SetSysClock(void)
|
|
{
|
|
#if ((CLOCK_SOURCE) & USE_PLL_HSE_EXTC)
|
|
/* 1- Try to start with HSE and external clock (MCO from STLink PCB part) */
|
|
if (SetSysClock_PLL_HSE(1) == 0)
|
|
#endif
|
|
{
|
|
#if ((CLOCK_SOURCE) & USE_PLL_HSE_XTAL)
|
|
/* 2- If fail try to start with HSE and external xtal */
|
|
if (SetSysClock_PLL_HSE(0) == 0)
|
|
#endif
|
|
{
|
|
#if ((CLOCK_SOURCE) & USE_PLL_HSI)
|
|
/* 3- If fail start with HSI clock */
|
|
if (SetSysClock_PLL_HSI() == 0)
|
|
#endif
|
|
{
|
|
error("SetSysClock failed\n");
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
|
|
#if ( ((CLOCK_SOURCE) & USE_PLL_HSE_XTAL) || ((CLOCK_SOURCE) & USE_PLL_HSE_EXTC) )
|
|
/******************************************************************************/
|
|
/* PLL (clocked by HSE) used as System clock source */
|
|
/******************************************************************************/
|
|
MBED_WEAK uint8_t SetSysClock_PLL_HSE(uint8_t bypass)
|
|
{
|
|
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
|
|
RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
|
|
|
|
/** Configure the main internal regulator output voltage
|
|
*/
|
|
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
|
|
|
|
while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
|
|
|
|
/** Initializes the RCC Oscillators according to the specified parameters
|
|
* in the RCC_OscInitTypeDef structure.
|
|
*/
|
|
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
|
|
RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
|
|
if(bypass) {
|
|
RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
|
|
} else {
|
|
RCC_OscInitStruct.HSEState = RCC_HSE_ON;
|
|
}
|
|
|
|
#if (HSE_VALUE < 4000000) || (HSE_VALUE > 50000000) && !((HSE_VALUE % 2000000 != 0) || (HSE_VALUE % 5000000 != 0))
|
|
#error HSE value must be >= 4MHz and <= 50MHz, and must be divisible by either 2 or 5!
|
|
#endif
|
|
if(HSE_VALUE % 2000000 == 0)
|
|
{
|
|
RCC_OscInitStruct.PLL.PLLM = HSE_VALUE / 2000000; // Divide down input clock to 2MHz
|
|
RCC_OscInitStruct.PLL.PLLN = 250; // Multiply up to 500MHz VCO clock
|
|
RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_1;
|
|
}
|
|
else // Divisible by 5MHz
|
|
{
|
|
RCC_OscInitStruct.PLL.PLLM = HSE_VALUE / 5000000; // Divide down input clock to 5MHz
|
|
RCC_OscInitStruct.PLL.PLLN = 100; // Multiply up to 500MHz VCO clock
|
|
RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
|
|
}
|
|
|
|
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
|
|
RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
|
|
|
|
RCC_OscInitStruct.PLL.PLLP = 2;
|
|
// Most of the SPI busses are clocked off of PLL1Q, and the max usable frequency for SPI is about
|
|
// ~50MHz. Plus, SPI has only limited, power-of-2 prescaler options so a high input clock really hurts
|
|
// its clock resolution. So, give it a much lower input clock.
|
|
RCC_OscInitStruct.PLL.PLLQ = 10; // output freq = 50MHz
|
|
RCC_OscInitStruct.PLL.PLLR = 2;
|
|
RCC_OscInitStruct.PLL.PLLFRACN = 0;
|
|
RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
|
|
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
|
|
{
|
|
return 0; // FAIL
|
|
}
|
|
|
|
/** Initializes the CPU, AHB and APB buses clocks
|
|
*/
|
|
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
|
|
|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
|
|
|RCC_CLOCKTYPE_PCLK3;
|
|
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
|
|
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
|
|
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
|
|
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
|
|
RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
|
|
|
|
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
|
|
{
|
|
return 0; // FAIL
|
|
}
|
|
|
|
#if DEVICE_USBDEVICE
|
|
RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
|
|
PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
|
|
PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
|
|
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
|
|
return 0; // FAIL
|
|
}
|
|
#endif /* DEVICE_USBDEVICE */
|
|
|
|
return 1; // OK
|
|
}
|
|
#endif /* ((CLOCK_SOURCE) & USE_PLL_HSE_XTAL) || ((CLOCK_SOURCE) & USE_PLL_HSE_EXTC) */
|
|
|
|
#if ((CLOCK_SOURCE) & USE_PLL_HSI)
|
|
/******************************************************************************/
|
|
/* PLL (clocked by HSI) used as System clock source */
|
|
/******************************************************************************/
|
|
uint8_t SetSysClock_PLL_HSI(void)
|
|
{
|
|
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
|
|
RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
|
|
|
|
/** Configure the main internal regulator output voltage
|
|
*/
|
|
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
|
|
|
|
while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
|
|
|
|
/** Initializes the RCC Oscillators according to the specified parameters
|
|
* in the RCC_OscInitTypeDef structure.
|
|
*/
|
|
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
|
|
RCC_OscInitStruct.HSIState = RCC_HSI_ON;
|
|
RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
|
|
RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
|
|
RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
|
|
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
|
|
RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSI;
|
|
RCC_OscInitStruct.PLL.PLLM = 4;
|
|
RCC_OscInitStruct.PLL.PLLN = 31;
|
|
RCC_OscInitStruct.PLL.PLLP = 2;
|
|
// Most of the SPI busses are clocked off of PLL1Q, and the max usable frequency for SPI is about
|
|
// ~50MHz. Plus, SPI has only limited, power-of-2 prescaler options so a high input clock really hurts
|
|
// its clock resolution. So, give it a much lower input clock.
|
|
RCC_OscInitStruct.PLL.PLLQ = 10; // output freq = 50MHz
|
|
RCC_OscInitStruct.PLL.PLLR = 2;
|
|
RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
|
|
RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
|
|
RCC_OscInitStruct.PLL.PLLFRACN = 2048;
|
|
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
|
|
{
|
|
return 0; // FAIL
|
|
}
|
|
|
|
/** Initializes the CPU, AHB and APB buses clocks
|
|
*/
|
|
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
|
|
|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
|
|
|RCC_CLOCKTYPE_PCLK3;
|
|
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
|
|
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
|
|
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
|
|
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
|
|
RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
|
|
|
|
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
|
|
{
|
|
return 0; // FAIL
|
|
}
|
|
|
|
#if DEVICE_USBDEVICE
|
|
RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
|
|
PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
|
|
PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
|
|
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
|
|
return 0; // FAIL
|
|
}
|
|
#endif /* DEVICE_USBDEVICE */
|
|
|
|
return 1; // OK
|
|
}
|
|
#endif /* ((CLOCK_SOURCE) & USE_PLL_HSI) */
|