mirror of https://github.com/ARMmbed/mbed-os.git
142 lines
4.8 KiB
C
142 lines
4.8 KiB
C
/*
|
|
* Copyright (c) 2015-2016, Freescale Semiconductor, Inc.
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without modification,
|
|
* are permitted provided that the following conditions are met:
|
|
*
|
|
* o Redistributions of source code must retain the above copyright notice, this list
|
|
* of conditions and the following disclaimer.
|
|
*
|
|
* o Redistributions in binary form must reproduce the above copyright notice, this
|
|
* list of conditions and the following disclaimer in the documentation and/or
|
|
* other materials provided with the distribution.
|
|
*
|
|
* o Neither the name of Freescale Semiconductor, Inc. nor the names of its
|
|
* contributors may be used to endorse or promote products derived from this
|
|
* software without specific prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
|
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
|
|
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
|
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
|
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
|
|
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
|
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include "fsl_common.h"
|
|
|
|
/* At least CMSIS 5.7 introduced vector table and define this GCC linker symbol to
|
|
__Vectors - not valid for many NXP MCU. To fix this, we undefine it if already defined
|
|
as it comes from a linker */
|
|
#undef __VECTOR_TABLE
|
|
|
|
void InstallIRQHandler(IRQn_Type irq, uint32_t irqHandler)
|
|
{
|
|
/* Addresses for VECTOR_TABLE and VECTOR_RAM come from the linker file */
|
|
#if defined(__CC_ARM) || (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
|
|
extern uint32_t Image$$VECTOR_ROM$$Base[];
|
|
extern uint32_t Image$$VECTOR_RAM$$Base[];
|
|
extern uint32_t Image$$RW_m_data$$Base[];
|
|
|
|
#define __VECTOR_TABLE Image$$VECTOR_ROM$$Base
|
|
#define __VECTOR_RAM Image$$VECTOR_RAM$$Base
|
|
#define __RAM_VECTOR_TABLE_SIZE (((uint32_t)Image$$RW_m_data$$Base - (uint32_t)Image$$VECTOR_RAM$$Base))
|
|
#elif defined(__ICCARM__)
|
|
extern uint32_t __RAM_VECTOR_TABLE_SIZE[];
|
|
extern uint32_t __VECTOR_TABLE[];
|
|
extern uint32_t __VECTOR_RAM[];
|
|
#elif defined(__GNUC__)
|
|
extern uint32_t __VECTOR_TABLE[];
|
|
extern uint32_t __VECTOR_RAM[];
|
|
extern uint32_t __RAM_VECTOR_TABLE_SIZE_BYTES[];
|
|
uint32_t __RAM_VECTOR_TABLE_SIZE = (uint32_t)(__RAM_VECTOR_TABLE_SIZE_BYTES);
|
|
#endif /* defined(__CC_ARM) */
|
|
uint32_t n;
|
|
uint32_t interrupts_disabled;
|
|
|
|
interrupts_disabled = __get_PRIMASK();
|
|
__disable_irq();
|
|
if (SCB->VTOR != (uint32_t)__VECTOR_RAM)
|
|
{
|
|
/* Copy the vector table from ROM to RAM */
|
|
for (n = 0; n < ((uint32_t)__RAM_VECTOR_TABLE_SIZE) / sizeof(uint32_t); n++)
|
|
{
|
|
__VECTOR_RAM[n] = __VECTOR_TABLE[n];
|
|
}
|
|
/* Point the VTOR to the position of vector table */
|
|
SCB->VTOR = (uint32_t)__VECTOR_RAM;
|
|
}
|
|
|
|
/* make sure the __VECTOR_RAM is noncachable */
|
|
__VECTOR_RAM[irq + 16] = irqHandler;
|
|
|
|
if (!interrupts_disabled) {
|
|
__enable_irq();
|
|
}
|
|
}
|
|
#ifndef CPU_QN908X
|
|
#if (defined(FSL_FEATURE_SOC_SYSCON_COUNT) && (FSL_FEATURE_SOC_SYSCON_COUNT > 0))
|
|
|
|
void EnableDeepSleepIRQ(IRQn_Type interrupt)
|
|
{
|
|
uint32_t index = 0;
|
|
uint32_t intNumber = (uint32_t)interrupt;
|
|
while (intNumber >= 32u)
|
|
{
|
|
index++;
|
|
intNumber -= 32u;
|
|
}
|
|
|
|
SYSCON->STARTERSET[index] = 1u << intNumber;
|
|
EnableIRQ(interrupt); /* also enable interrupt at NVIC */
|
|
}
|
|
|
|
void DisableDeepSleepIRQ(IRQn_Type interrupt)
|
|
{
|
|
uint32_t index = 0;
|
|
uint32_t intNumber = (uint32_t)interrupt;
|
|
while (intNumber >= 32u)
|
|
{
|
|
index++;
|
|
intNumber -= 32u;
|
|
}
|
|
|
|
DisableIRQ(interrupt); /* also disable interrupt at NVIC */
|
|
SYSCON->STARTERCLR[index] = 1u << intNumber;
|
|
}
|
|
#endif /* FSL_FEATURE_SOC_SYSCON_COUNT */
|
|
#else
|
|
void EnableDeepSleepIRQ(IRQn_Type interrupt)
|
|
{
|
|
uint32_t index = 0;
|
|
uint32_t intNumber = (uint32_t)interrupt;
|
|
while (intNumber >= 32u)
|
|
{
|
|
index++;
|
|
intNumber -= 32u;
|
|
}
|
|
|
|
/* SYSCON->STARTERSET[index] = 1u << intNumber; */
|
|
EnableIRQ(interrupt); /* also enable interrupt at NVIC */
|
|
}
|
|
|
|
void DisableDeepSleepIRQ(IRQn_Type interrupt)
|
|
{
|
|
uint32_t index = 0;
|
|
uint32_t intNumber = (uint32_t)interrupt;
|
|
while (intNumber >= 32u)
|
|
{
|
|
index++;
|
|
intNumber -= 32u;
|
|
}
|
|
|
|
DisableIRQ(interrupt); /* also disable interrupt at NVIC */
|
|
/* SYSCON->STARTERCLR[index] = 1u << intNumber; */
|
|
}
|
|
#endif /*CPU_QN908X */
|