ARMmbed
/
mbed-os
mirror of https://github.com/ARMmbed/mbed-os.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
mbed-os/targets/TARGET_Cypress/TARGET_PSOC6/psoc6cm0p
History
Roman Okhrimenko a8a2a0ee03 Update cypress psoc6cm0p library to 1.2.1.676, compatible with psoc6pdl 1.6.1.4886 2020-08-20 13:02:28 +03:00
..
COMPONENT_CM0P_BLESS Update cypress psoc6cm0p library to 1.2.1.676, compatible with psoc6pdl 1.6.1.4886 2020-08-20 13:02:28 +03:00
COMPONENT_CM0P_CRYPTO Update cypress psoc6cm0p library to 1.2.1.676, compatible with psoc6pdl 1.6.1.4886 2020-08-20 13:02:28 +03:00
COMPONENT_CM0P_SECURE Update cypress psoc6cm0p library to 1.2.1.676, compatible with psoc6pdl 1.6.1.4886 2020-08-20 13:02:28 +03:00
COMPONENT_CM0P_SLEEP Update cypress psoc6cm0p library to 1.2.1.676, compatible with psoc6pdl 1.6.1.4886 2020-08-20 13:02:28 +03:00
LICENSE PSOC6: add psoc6cm0p asset with prebuilt CM0+ C arrays 2019-07-08 10:33:48 +01:00
README.md Update asset psoc6cm0p build 1.2.0.210 RC1 2020-06-19 16:16:54 +03:00
version.xml Update cypress psoc6cm0p library to 1.2.1.676, compatible with psoc6pdl 1.6.1.4886 2020-08-20 13:02:28 +03:00

README.md

PSoC 6 Cortex M0+ prebuilt images

Overview

Prebuilt application images are executed on the Cortex M0+ core of the PSoC 6 dual-core MCU. The images are provided as C arrays ready to be compiled as part of the Cortex M4 application. The Cortex M0+ application code is placed to internal flash by the Cortex M4 linker script.

Note: Each application image has a variant based on the hardware die (e.g. psoc6_01, psoc6_02, psoc6_03, ...) it is supported on. An #ifdef at the top of each .c file automatically controls which version is used so there is no need to specify a particular image.

Images

  • COMPONENT_CM0P_SLEEP

    This image starts CM4 core at CY_CORTEX_M4_APPL_ADDR=0x10002000 and puts CM0+ core into a deep sleep mode.

  • COMPONENT_CM0P_CRYPTO

    This image starts crypto server on CM0+ core, starts CM4 core at CY_CORTEX_M4_APPL_ADDR=0x10008000 and puts CM0+ core into a deep sleep mode.

  • COMPONENT_CM0P_BLESS

    This image starts BLE controller on CM0+ core, starts CM4 core at CY_CORTEX_M4_APPL_ADDR=0x10020000 and puts CM0+ core into a deep sleep mode.

  • COMPONENT_CM0P_SECURE

    This image starts CM4 core at address corresponding to Secure Boot policy, sets required security settings, initializes and executes code of Protected Register Access driver, puts CM0+ core into a deep sleep mode.

More information

Use the following links for more information, as needed:

Copyright (c) Cypress Semiconductor Corporation, 2020.