mirror of https://github.com/ARMmbed/mbed-os.git
71 lines
2.1 KiB
C
71 lines
2.1 KiB
C
/* mbed Microcontroller Library
|
|
* Copyright (c) 2006-2013 ARM Limited
|
|
*
|
|
* Licensed under the Apache License, Version 2.0 (the "License");
|
|
* you may not use this file except in compliance with the License.
|
|
* You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
* See the License for the specific language governing permissions and
|
|
* limitations under the License.
|
|
*/
|
|
#include "sleep_api.h"
|
|
#include "cmsis.h"
|
|
#include "PeripheralPins.h"
|
|
|
|
//Normal wait mode
|
|
void hal_sleep(void)
|
|
{
|
|
SMC->PMPROT = SMC_PMPROT_AVLLS_MASK | SMC_PMPROT_ALLS_MASK | SMC_PMPROT_AVLP_MASK;
|
|
|
|
//Normal sleep mode for ARM core:
|
|
SCB->SCR = 0;
|
|
__WFI();
|
|
}
|
|
|
|
//Very low-power stop mode
|
|
void hal_deepsleep(void)
|
|
{
|
|
//Check if ADC is enabled and HS mode is set, if yes disable it (lowers power consumption by 60uA)
|
|
uint8_t ADC_HSC = 0;
|
|
if (SIM->SCGC6 & SIM_SCGC6_ADC0_MASK) {
|
|
if (ADC0->CFG2 & ADC_CFG2_ADHSC_MASK) {
|
|
ADC_HSC = 1;
|
|
ADC0->CFG2 &= ~(ADC_CFG2_ADHSC_MASK);
|
|
}
|
|
}
|
|
|
|
#if ! defined(TARGET_KL43Z)
|
|
//Check if PLL/FLL is enabled:
|
|
uint32_t PLL_FLL_en = (MCG->C1 & MCG_C1_CLKS_MASK) == MCG_C1_CLKS(0);
|
|
#endif
|
|
|
|
SMC->PMPROT = SMC_PMPROT_AVLLS_MASK | SMC_PMPROT_ALLS_MASK | SMC_PMPROT_AVLP_MASK;
|
|
SMC->PMCTRL = SMC_PMCTRL_STOPM(2);
|
|
|
|
//Deep sleep for ARM core:
|
|
SCB->SCR = 1<<SCB_SCR_SLEEPDEEP_Pos;
|
|
|
|
__WFI();
|
|
|
|
#if ! defined(TARGET_KL43Z)
|
|
//Switch back to PLL as clock source if needed
|
|
//The interrupt that woke up the device will run at reduced speed
|
|
if (PLL_FLL_en) {
|
|
#ifdef MCG_C5_PLLCLKEN0_MASK //PLL available
|
|
if (MCG->C6 & (1<<MCG_C6_PLLS_SHIFT) != 0) /* If PLL */
|
|
while((MCG->S & MCG_S_LOCK0_MASK) == 0x00U); /* Wait until locked */
|
|
#endif
|
|
MCG->C1 &= ~MCG_C1_CLKS_MASK;
|
|
}
|
|
#endif
|
|
|
|
if (ADC_HSC) {
|
|
ADC0->CFG2 |= (ADC_CFG2_ADHSC_MASK);
|
|
}
|
|
}
|