mbed-os/targets/TARGET_STM/TARGET_STM32H7/device/stm32h7xx_ll_delayblock.c

178 lines
5.3 KiB
C

/**
******************************************************************************
* @file stm32h7xx_ll_delayblock.c
* @author MCD Application Team
* @brief DelayBlock Low Layer HAL module driver.
*
* This file provides firmware functions to manage the following
* functionalities of the Delay Block peripheral:
* + input clock frequency range 25MHz to 208MHz
* + up to 12 oversampling phases
*
@verbatim
==============================================================================
##### DelayBlock peripheral features #####
==============================================================================
[..] The Delay block is used to generate an Output clock which is de-phased from the Input
clock. The phase of the Output clock is programmed by FW. The Output clock is then used
to clock the receive data in i.e. a SDMMC or QSPI interface.
The delay is Voltage and Temperature dependent, which may require FW to do re-tuning
and recenter the Output clock phase to the receive data.
[..] The Delay Block features include the following:
(+) Input clock frequency range 25MHz to 208MHz.
(+) Up to 12 oversampling phases.
##### How to use this driver #####
==============================================================================
[..]
This driver is a considered as a driver of service for external devices drivers
that interfaces with the DELAY peripheral.
The DelayBlock_Enable() function, enables the DelayBlock instance, configure the delay line length
and configure the Output clock phase.
The DelayBlock_Disable() function, disables the DelayBlock instance by setting DEN flag to 0.
@endverbatim
******************************************************************************
* @attention
*
* <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
* All rights reserved.</center></h2>
*
* This software component is licensed by ST under BSD 3-Clause license,
* the "License"; You may not use this file except in compliance with the
* License. You may obtain a copy of the License at:
* opensource.org/licenses/BSD-3-Clause
*
******************************************************************************
*/
/* Includes ------------------------------------------------------------------*/
#include "stm32h7xx_hal.h"
/** @addtogroup STM32H7xx_HAL_Driver
* @{
*/
/** @defgroup DELAYBLOCK_LL DELAYBLOCK_LL
* @brief Low layer module for Delay Block
* @{
*/
#if defined(HAL_SD_MODULE_ENABLED) || defined(HAL_QSPI_MODULE_ENABLED)
/* Private typedef -----------------------------------------------------------*/
/* Private define ------------------------------------------------------------*/
/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Exported functions --------------------------------------------------------*/
/** @defgroup DelayBlock_LL_Exported_Functions Delay Block Low Layer Exported Functions
* @{
*/
/** @defgroup HAL_DELAY_LL_Group1 Initialization de-initialization functions
* @brief Initialization and Configuration functions
*
@verbatim
===============================================================================
##### Initialization and de-initialization functions #####
===============================================================================
[..] This section provides functions allowing to:
@endverbatim
* @{
*/
/**
* @brief Enable the Delay Block instance.
* @param DLYBx: Pointer to DLYB instance.
* @retval HAL status
*/
HAL_StatusTypeDef DelayBlock_Enable(DLYB_TypeDef *DLYBx)
{
uint32_t i=0,N, lng, tuningOn = 1;
uint32_t length_valid;
uint32_t length_value;
assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));
DLYBx->CR = DLYB_CR_DEN | DLYB_CR_SEN;
while((tuningOn != 0U) && (i < DLYB_MAX_UNIT))
{
DLYBx->CFGR = 12U | (i << 8U);
HAL_Delay(1);
length_valid = DLYBx->CFGR & DLYB_CFGR_LNGF;
length_value = DLYBx->CFGR & DLYB_CFGR_LNG;
if((length_valid != 0U)
&& (length_value != 0U)
&& (length_value != (DLYB_CFGR_LNG_11 | DLYB_CFGR_LNG_10)))
{
tuningOn = 0;
}
i++;
}
if(DLYB_MAX_UNIT != i)
{
lng = (DLYBx->CFGR & DLYB_CFGR_LNG) >> 16;
N = 10;
while((N>0U) && ((lng >> N) == 0U))
{
N--;
}
if(0U != N)
{
MODIFY_REG(DLYBx->CFGR, DLYB_CFGR_SEL, ((N/2U)+1U));
/* Disable Selection phase */
DLYBx->CR = DLYB_CR_DEN;
return HAL_OK;
}
}
/* Disable DLYB */
(void) DelayBlock_Disable(DLYBx);
return HAL_ERROR;
}
/**
* @brief Disable the Delay Block instance.
* @param DLYBx: Pointer to DLYB instance.
* @retval HAL status
*/
HAL_StatusTypeDef DelayBlock_Disable(DLYB_TypeDef *DLYBx)
{
/* Disable DLYB */
DLYBx->CR = 0;
return HAL_OK;
}
/**
* @}
*/
/**
* @}
*/
#endif /* (HAL_SD_MODULE_ENABLED) & (HAL_QSPI_MODULE_ENABLED)*/
/**
* @}
*/
/**
* @}
*/
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/