mirror of https://github.com/ARMmbed/mbed-os.git
83 lines
2.6 KiB
C
83 lines
2.6 KiB
C
/* mbed Microcontroller Library
|
|
* Copyright (c) 2019 STMicroelectronics
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*
|
|
* Licensed under the Apache License, Version 2.0 (the "License");
|
|
* you may not use this file except in compliance with the License.
|
|
* You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
* See the License for the specific language governing permissions and
|
|
* limitations under the License.
|
|
*/
|
|
|
|
#ifndef MBED_I2C_DEVICE_H
|
|
#define MBED_I2C_DEVICE_H
|
|
|
|
#include "cmsis.h"
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
#ifdef DEVICE_I2C
|
|
|
|
#define I2C_IP_VERSION_V2
|
|
|
|
#define I2C_IT_ALL (I2C_IT_ERRI|I2C_IT_TCI|I2C_IT_STOPI|I2C_IT_NACKI|I2C_IT_ADDRI|I2C_IT_RXI|I2C_IT_TXI)
|
|
|
|
/* Family specific settings for clock source */
|
|
#define I2CAPI_I2C1_CLKSRC RCC_I2C1CLKSOURCE_SYSCLK
|
|
#define I2CAPI_I2C2_CLKSRC RCC_I2C2CLKSOURCE_SYSCLK
|
|
#define I2CAPI_I2C3_CLKSRC RCC_I2C3CLKSOURCE_SYSCLK
|
|
|
|
/* Provide the suitable timing depending on requested frequency */
|
|
static inline uint32_t get_i2c_timing(int hz)
|
|
{
|
|
uint32_t tim = 0;
|
|
if (SystemCoreClock == 64000000) {
|
|
// Common settings: I2C clock = 64 MHz, Analog filter = ON, Digital filter coefficient = 0
|
|
switch (hz) {
|
|
case 100000:
|
|
tim = 0x10707DBC; // Standard mode with Rise Time = 400ns and Fall Time = 100ns
|
|
break;
|
|
case 400000:
|
|
tim = 0x00602173; // Fast mode with Rise Time = 250ns and Fall Time = 100ns
|
|
break;
|
|
case 1000000:
|
|
tim = 0x00300B29; // Fast mode Plus with Rise Time = 60ns and Fall Time = 100ns
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
} else if (SystemCoreClock == 32000000) {
|
|
// Common settings: I2C clock = 32 MHz, Analog filter = ON, Digital filter coefficient = 0
|
|
switch (hz) {
|
|
case 100000:
|
|
tim = 0x00707CBB; // Standard mode with Rise Time = 400ns and Fall Time = 100ns
|
|
break;
|
|
case 400000:
|
|
tim = 0x00300F38; // Fast mode with Rise Time = 250ns and Fall Time = 100ns
|
|
break;
|
|
case 1000000:
|
|
tim = 0x00100413; // Fast mode Plus with Rise Time = 60ns and Fall Time = 100ns
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
}
|
|
return tim;
|
|
}
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif // DEVICE_I2C
|
|
|
|
#endif
|