ARMmbed
/
mbed-os
mirror of https://github.com/ARMmbed/mbed-os.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
13,827 Commits
52 Branches
336 Tags
624 MiB
Commit Graph

13827 Commits (bbefeb44323fc567b23a8b99d97dbeabb02305f2)

Author SHA1 Message Date
Chris Seymour 6e03c27d58
Simple typo fix in the README.md 2018-01-08 19:50:18 +00:00
Deepika d5cf4a6a6a fsblkcnt_t is available in GCC, but adding it for all compilers 2018-01-08 10:42:41 -06:00
Jimmy Brisson a5f1426a44
Merge pull request #5794 from prashantrar/realtek-pr-online-compile 
Commit to fix the Online compiler issue for ARM mbed-os on REALTEK_RT…
 2018-01-08 10:38:43 -06:00
Jimmy Brisson 954960c2a1
Merge pull request #5784 from 0xc0170/fix_rtc_result 
RTC test: fix __result variable
 2018-01-08 10:38:26 -06:00
Jimmy Brisson 086ccd5536
Merge pull request #5782 from geky/littlefs-fix-seek-cur 
littlefs: Fix positive seek bounds checking
 2018-01-08 10:38:00 -06:00
Jimmy Brisson e301a5b746
Merge pull request #5775 from theotherjimmy/pathsep-memap 
Correct memap path handling on windows
 2018-01-08 10:37:25 -06:00
Jimmy Brisson 24b0387500
Merge pull request #5747 from jeromecoutant/PR_RTC_SLEEP 
STM32 : Fix issue to exit deepsleep when RTC has not been initialized
 2018-01-08 10:37:06 -06:00
Jimmy Brisson 31f7ea7688
Merge pull request #5708 from SeppoTakalo/debug_info 
Add minimal debug info to release and develop profiles.
 2018-01-08 10:36:30 -06:00
Jimmy Brisson cef1cc26d8
Merge pull request #5651 from gorazdko/ff_lpc546xx-add-ethernet 
ff_lpc546xx: add enet, change led1 and led3 pins
 2018-01-08 10:35:56 -06:00
Jimmy Brisson 737f75a68f
Merge pull request #5608 from productize/nucleo-f413zh 
NUCLEO_F413ZH: Add support for the NUCLEO-F413ZH board
 2018-01-08 10:35:27 -06:00
Jimmy Brisson 3c5390883f
Merge pull request #4925 from OpenNuvoton/nuvoton_crypto 
NUC472/M487: Refine code with mbed TLS crypto alternatives
 2018-01-08 10:34:27 -06:00
Tero Jääskö b81be1e34c platform: Fix C++ allocation wrappers for GCC compilation 
Fix the caller address logging on the GCC compilation too.
Previously the code logged the caller address as C++ wrapper,
not the actual caller of the C++ operator new or delete.
 2018-01-08 16:09:39 +02:00
Tero Jääskö 1cf5c45615 platform: make C++ allocation wrappers log the correct caller address 
The C++ "operator new" and "operator delete" (and their array
variants) were logging the the caller address wrong. In practice
if one used "operator new", the logged caller address pointed
to mbed_retarget.cpp, not to the client. Fix this by exposing
the alloc wrappers to the the retarget.

Note: this fixes only the ARMCC variants, as the GCC ones have
different different API and implementation.
 2018-01-08 16:09:32 +02:00
Vincent Coubard c5bc247217 Nordic BLE: Use SD API version rather than SDK define. 2018-01-08 14:00:23 +00:00
Vincent Coubard e9ba84168b Nordic BLE: Fix PalGattClient for SDK v13. 2018-01-08 13:52:42 +00:00
Vincent Coubard e8bad03a1c Nordic BLE: Simplification and clarification of pal client implementation. 2018-01-08 12:04:02 +00:00
Vincent Coubard 331e8f2aed BLE: Fix include dependency in UUID.h. 2018-01-08 12:01:30 +00:00
jeromecoutant 9c6e7c0fa0 STM32F4: STDIO_UART_TX and STDIO_UART_RX can be now user defined 
NB for UBLOX targets: usb_rx and usb_tx config name are still available
in order to not break current applications.
 2018-01-08 11:42:46 +01:00
jeromecoutant 59b4b228c4 STM32L4: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:12:35 +01:00
jeromecoutant 7fa733e236 STM32L1: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:12:24 +01:00
jeromecoutant 06e9fb6c9b STM32L0: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:12:17 +01:00
jeromecoutant 93b34070ed STM32F7: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:12:10 +01:00
jeromecoutant a7bddff5cc STM32F3: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:12:04 +01:00
jeromecoutant 785862e69e STM32F2: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:11:57 +01:00
jeromecoutant f97d84654e STM32F1: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:11:51 +01:00
jeromecoutant 88678315f1 STM32F0: STDIO_UART_TX and STDIO_UART_RX can be now user defined 2018-01-08 11:11:43 +01:00
Przemyslaw Stekiel e725b4c2c5 RTC time conversion test - reduce number of tested years in order to reduce test execution time. 
For each of the following years test example time of the first and last day of each month:
- first - 1970
- example not leap year (not divisible by 4)
- example leap year (divisible by 4 and by 100 and by 400)
- example leap year (divisible by 4 and not by 100)
- example not leap year (divisible by 4 and by 100)
- last fully supported  - 2105

Test execution time on K64F is now ~39 sec.
 2018-01-08 10:14:54 +01:00
Prashant Ravi 62667a4732 Fixing changes as requested 2018-01-08 10:49:46 +08:00
Prashant Ravi f71de8a0d7 Commit to fix the Online compiler issue for ARM mbed-os on REALTEK_RTL8195AM 2018-01-06 00:00:50 +08:00
Steven Cartmell 04d2f3de78 Amend critical section function descriptions 2018-01-05 14:55:58 +00:00
Steven Cartmell e14bee5209 Fix potential race condition in critical section HAL API 
Call underlying HAL implementation to enter critical section/disable interrupts
before incrementing the global critical section counter.

Modify HAL implementations to track first entrances to the critical section and
only update the saved state on first enter.
 2018-01-05 14:55:58 +00:00
Steven Cartmell a07c07fa63 Update HAL API header information 2018-01-05 14:55:57 +00:00
Steven Cartmell 84391f0b64 Remove invalid assert and move uVisor warning to correct function 2018-01-05 14:55:57 +00:00
Steven Cartmell 3c9ae7bf1c NRF51_DK: Add Critical Section HAL implementation 2018-01-05 14:55:57 +00:00
Steven Cartmell 07a394ee8b Add Critical Section HAL API specification 
- Define header functions for Critical Section HAL API
  - hal_critical_section_enter()
  - hal_critical_section_exit()

- Add weak default implementation for HAL API. The default implementation
  matches the previous behaviour stored in mbed_critical:
  - The first call to enter a critical section stores the state of interrupts
    before disabling and each successive call re-disables interrupts.
  - The last call (non-nested) will restore the IRQ state that was set on the
    enter to the critical section. Nested calls are ignored.

- Add function 'core_util_in_critical_section' to User facing API to determine
  if the program is currently in a critical section, instead of depending on
  'core_util_interrupts_enabled'.
 2018-01-05 14:53:51 +00:00
jeromecoutant e4169b7a9e STM32: update init procedure 
- STDIO_UART define is no more used
- configuring a new serial with the same UART as STDIO is no more allowed
 2018-01-05 15:16:38 +01:00
jeromecoutant 9f4bec2f2e STM32F0 : ST CUBE version update to V1.9.0 
- Previous ST Cube version: V1.7.0
- CMSIS part update from 2.3.1 to 2.3.3
- HAL part update from 1.5.0 to 1.7.0
 2018-01-05 14:46:33 +01:00
bcostm d96e76e7bd STM32 CAN: fix wrong ID and MASK filter 2018-01-05 10:11:17 +01:00
ccli8 67386b9ebd [NUC472/M487] Fix DMA input/output buffers are overlapped in AES alter. 2018-01-05 09:18:26 +08:00
ccli8 4023078e14 [NUC472/M487] Remove unnecessary H/W context clone functions in SHA alter. 2018-01-05 09:18:26 +08:00
ccli8 acff29e6f2 [NUC472/M487] Fix context clone corner case in SHA alter. 
As destination/source contexts are the same, we return immediately.
 2018-01-05 09:18:25 +08:00
ccli8 d96bcda606 [NUC472/M487] Fix indefinite loop in SHA alter. 2018-01-05 09:18:25 +08:00
ccli8 8b7ff095a9 [NUC472/M487] Remove duplicate configuration of CRPT->SHA_CTL/CRPT->HMAC_CTL in SHA alter. 2018-01-05 09:18:25 +08:00
ccli8 a00f8d0e8b [NUC472/M487] Guard from reordering DMA wait and post-wait for crypto modules 2018-01-05 09:18:25 +08:00
ccli8 3a8c1aa687 [NUC472/M487] Use interrupt signal rather than polling to check operation completion in DES alter. 
This is to be consistent with PRNG/AES.
 2018-01-05 09:18:24 +08:00
ccli8 0c1098483f [NUC472/M487] Refine flow control code between crypto start and crypto ISR 2018-01-05 09:18:24 +08:00
ccli8 e1fbf0f6a7 [NUC472/M487] Add comment for crypto_zeroize 2018-01-05 09:18:24 +08:00
ccli8 add839c808 [NUC472/M487] Refine code in SHA alter. 2018-01-05 09:18:24 +08:00
ccli8 b443a23b07 [NUC472/M487] Add memory barrier for DMA transfer in AES/DES alter. 2018-01-05 09:18:23 +08:00
ccli8 c906790257 [NUC472/M487] Call BSP driver rather than direct register access in DES alter. 2018-01-05 09:18:23 +08:00