ARMmbed
/
mbed-os
mirror of https://github.com/ARMmbed/mbed-os.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
12,729 Commits
52 Branches
336 Tags
624 MiB
Commit Graph

56 Commits (9dfbf228ec98a3f9e901b0c4d3030a86c68105a9)

Author SHA1 Message Date
Jimmy Brisson 2f652be4c0 Merge pull request #4898 from u-blox/stm32f437xg_hw_security 
Enable crypto HW acceleration for STM32F437xG platforms
 2017-10-13 09:16:19 -05:00
Jimmy Brisson 181d7bc1bb Merge pull request #5080 from andresag01/fix-hw-acc-sha1-md5-sha256 
mbedtls: Disable MD5, SHA1, SHA256 HW ACC for STM32F439xI
 2017-09-21 09:03:33 -05:00
adustm e6fa5f07a2 Change after code review : standardize calls among ST families 
Check return values in alignment with MBEDTLS error codes
 2017-09-15 14:59:08 +02:00
adustm cd1a18fee3 Use new interface of mbedtls instead of deprecated functions 2017-09-14 13:49:43 +02:00
adustm c1fcae6c50 Fix multi context for AES CBC and ECB mode 
Fix mbed-os-example-tls-client use case
 2017-09-14 13:49:03 +02:00
adustm 458b0ec99f Enable AES_ALT mode again (remove workaround) 2017-09-14 13:48:52 +02:00
Andres Amaya Garcia f928e7a707 mbedtls: Disable MD5, SHA1, SHA256 HW ACC for STM32F439xI 
STM32F439xI-family MD5, SHA1 and SHA256 hardware acceleration
occasionally produces incorrect output (#5079).

Don't enable MD5, SHA1 and SHA256 HW acceleration on STM32F439xI-family
targets by default until issue #5079 is fixed.
 2017-09-12 13:39:04 +01:00
Jaeden Amero bea62d6b8c mbedtls: STM32F439xI: Don't enable AES acceleration by default 
STM32F439xI-family AES hardware acceleration occasionally produces
incorrect output (https://github.com/ARMmbed/mbed-os/issues/4928).

Don't enable AES HW acceleration on STM32F439xI-family targets by
default until issue #4928 is fixed.
 2017-08-18 10:12:14 +01:00
Rob Meades 410a345b70 Enable crypto HW acceleration for STM32F437xG platforms (i.e. ublox C030 family). 2017-08-14 11:44:13 +01:00
Martin Kojtal 744c364683 STM mbedtls: clear algo value for md5/sha1 and sha256 
The hw block for mbedtls is shared, thus HASH algo value should be cleared
in the init.
 2017-08-09 07:45:20 +01:00
Martin Kojtal d92e4b5fcd STM32F4: remove md5 from the mbedtls config file 2017-08-09 07:45:20 +01:00
adustm 85c8bf87a1 Add a check 'non busy' status of the HW before save restore procedures 2017-08-09 07:45:20 +01:00
adustm f033c87640 Handle context swap + Modify macro name ST_MD5_BLOCK_SIZE 2017-08-09 07:45:20 +01:00
adustm de2899279e Move MBEDTLS_MD5_C from mbetdls_device.h to targets.json 2017-08-09 07:45:20 +01:00
adustm 766e451c88 Replace 64 by a define 2017-08-09 07:45:19 +01:00
adustm 53a8b75e4e Improve md5 buffer storing concept 2017-08-09 07:45:19 +01:00
adustm d39d52b042 Fix use case with size = 0 (md5_selftest #1) 2017-08-09 07:45:19 +01:00
adustm b2092f072f Handle 64bytes per 64 bytes 
+ remove unused includes files
 2017-08-09 07:45:19 +01:00
adustm 29114f1a56 Remove unused variables in mbedtls_md5_context + remove unnecessary ifdef 
__cplusplus
 2017-08-09 07:45:19 +01:00
adustm e126975d91 Remove unnecessary functions in md5_alt.h file 2017-08-09 07:45:19 +01:00
adustm c174191eb9 Move MBEDTLS_MD5_C define from mbedtls_device.h to targets.json 2017-08-09 07:45:19 +01:00
adustm bd1c4f5c62 NUCLEO_F756ZG/mbedtls : MD5 hw activation 2017-08-09 07:45:18 +01:00
adustm 9432227c68 NUCLEO_F756ZG/mbedTLS: sha256 hw acceleration 2017-08-01 16:14:53 +02:00
Jimmy Brisson 50c616ec74 Merge pull request #4750 from andreaslarssonublox/ublox_enable_hw_acc_odin_w2 
Enable crypto HW acceleration for UBLOX_EVK_ODIN_W2
 2017-07-31 15:24:47 +00:00
adustm 45dcf598c8 Remove MBEDTLS_SHA1_C 2017-07-25 11:22:55 +02:00
adustm a08eec05c0 NUCLEO_F756ZG/mbedTLS : add hw acceleration for SHA1 2017-07-25 11:21:45 +02:00
adustm a89860c81d fix typo in directory name 2017-07-18 17:09:56 -05:00
adustm 1ae5f8cdaa Add AES HW encryption for NUCLEO_F756ZG in mbedtls 2017-07-18 17:09:54 -05:00
andreas.larsson ef232dbae5 Renamed so that we have one configuration for all STM32F439 targets. 2017-07-12 12:13:09 +02:00
adustm e2c96e9b7a Move definitions in aes_alt.c + Factorize code 2017-06-29 16:09:34 +02:00
adustm 2da3128a2a STM32L486RG/mbedtls: add aes hw acceleration 2017-06-29 16:05:45 +02:00
Armelle DUBOC ec72ac0a28 Merge branch 'master' into STM_sha256_F439ZI 2017-06-27 08:25:42 +02:00
adustm e63912ff44 Check that the HASH is not busy before save and restore iHW registers 2017-06-16 11:03:50 +02:00
adustm 842791bef7 handle context swap + change macro name 2017-06-16 11:03:46 +02:00
adustm 85d68e32f7 replace 64 by define 2017-06-16 11:03:41 +02:00
adustm b38eea2caf Remove tabs, fix doxygen comments 2017-06-16 11:03:32 +02:00
adustm c2a85fb12a Rework SHA1 update for buffer <4 bytes management 2017-06-16 11:03:27 +02:00
adustm ca65e01ffa Handle 64 bytes buffers 2017-06-16 11:03:23 +02:00
adustm dac9004684 Move MBEDTLS_SHA1_C from mbedtls_device.h to targets.json 2017-06-16 11:02:42 +02:00
adustm 85d549c902 Improve memory management 2017-06-16 11:02:38 +02:00
adustm f26ae03e48 Remove unneeded function declarations + include file 
Move include platform from sha1_alt.h to sha1_alt.c
 2017-06-16 11:02:33 +02:00
adustm 996e093b77 Better explanation of the use of mbedtls_sha1_context fields 2017-06-16 11:02:29 +02:00
adustm 1695e9a7bb use mbedtls_zeroize instead of memset(xxx,0,xxx) 2017-06-16 11:02:24 +02:00
adustm ddd186cc61 NUCLEO_F429ZI/mbedtls: add SHA1 hw_acceleration 2017-06-16 11:01:43 +02:00
adustm a27498c44a Check HASH is not busy before save/resteore context 2017-06-16 10:48:41 +02:00
adustm 021b84a140 Handle context swapping + rename macro ST_SHA256_BLOCK_SIZE 
Handle 64 bytes accumulation
 2017-06-16 10:47:31 +02:00
adustm f1704733af Remove trailing whitespace 2017-06-16 10:47:18 +02:00
adustm 80b58614a2 SHA256: get ready to return error codes 2017-06-16 10:47:07 +02:00
adustm b929b54b7c Replace 64 by MBEDTLS_SHA256_BLOCK_SIZE 2017-06-16 10:46:56 +02:00
adustm 4976e2f3c7 Align SHA256 with MD5 and SHA1 implementation 
This will solve Size <4 issues
 2017-06-16 10:43:54 +02:00