adustm
6095ccf1b4
Add reset internal state before call to HAL_QspiInit function
2018-08-22 15:02:11 +02:00
adustm
7dda4e4fc6
Implement qspi_free function
2018-08-22 15:02:10 +02:00
adustm
5c26e15cd3
Fix support of max flash size
2018-08-22 15:02:09 +02:00
Maciej Bocianski
42935bbdc0
STM qspi: temporary fix for qspi_free return value
2018-08-22 15:02:03 +02:00
adustm
9b4b28fc3f
Support maximum flash size : 4Gbytes
2018-08-22 15:00:22 +02:00
adustm
c57a47e4b5
Change default FlashSize to 64Mbit = 8Mbytes = 0x800000
2018-08-22 15:00:20 +02:00
adustm
8e08740237
Fix Instruction with no data command
...
Adding QSPI_DATA_NONE activates the transfer
of the command inside HAL_QSPI_COMMAND function
2018-08-22 15:00:19 +02:00
adustm
05899e9c70
Fix Address.Size and AlternateByes.Size by shifting them
...
The ST HAL code is waiting for the correctly shifted vlue
(for a direct write into the HW register)
2018-08-22 15:00:18 +02:00
Martin Kojtal
d282c81e86
QSPI: add STM32L4 support
...
Disco IoT board support for QSPI. As it does not have dual flash support in QSPI,
we need to fix qspi hal implementation.
2018-08-22 15:00:17 +02:00
Martin Kojtal
c778c90184
QSPI STM32: fix default fifo and cycle
...
As example for DISCO F469NI defines them
2018-08-22 15:00:15 +02:00
Martin Kojtal
8783956a77
QSPI STM32: fix prepare comman - alt/address
2018-08-22 15:00:14 +02:00
Martin Kojtal
fff20729be
QSPI STM32: fix command transfer
...
use write/read from STM32 driver
2018-08-22 15:00:14 +02:00
Martin Kojtal
5038b38622
QSPI STM32: fix pin merging
...
hw name as input
2018-08-22 15:00:13 +02:00
Martin Kojtal
16ca742d87
QSPI STM32: fix disabled format phase
2018-08-22 15:00:12 +02:00
Martin Kojtal
2766672f64
QSPI STM32: add QSPI_x support to pinnames
2018-08-22 15:00:12 +02:00
Martin Kojtal
660d250e0d
QSPI STM32: init returns error if failed to init
2018-08-22 15:00:11 +02:00
Martin Kojtal
551f044e77
QSPI STM32: add qspi_command_transfer implementation
2018-08-22 15:00:11 +02:00
Martin Kojtal
6e5b889e52
QSPI STM32: remove polling from write/read
...
This will be part of custom instruction transfer, the flow will be:
1. write data
2. wait for transfer to complete (poll status register from the memory device)
2018-08-22 15:00:10 +02:00
Martin Kojtal
8da072d8af
QSPI STM32: set default command values to none
2018-08-22 15:00:10 +02:00
Martin Kojtal
11ae100d80
QSPI STM32: fix return value in frequency
2018-08-22 15:00:09 +02:00
Martin Kojtal
7da0ac2516
QSPI: add STM32 implementation
2018-08-22 15:00:08 +02:00