Fix ARM issue 11795: - Cypress: SPI FPGA test: tester always respond 0 when MODE other then 0 (CY MR 1202)

pull/11813/head
yarb 2019-11-05 11:32:30 +02:00
parent db0df6b640
commit fe91262535
1 changed files with 2 additions and 2 deletions

View File

@ -169,9 +169,9 @@ static cy_en_scb_spi_sclk_mode_t cyhal_convert_mode_sclk(cyhal_spi_mode_t mode)
case 0:
return (CY_SCB_SPI_CPHA0_CPOL0);
case 1:
return (CY_SCB_SPI_CPHA0_CPOL1);
case 2:
return (CY_SCB_SPI_CPHA1_CPOL0);
case 2:
return (CY_SCB_SPI_CPHA0_CPOL1);
case 3:
return (CY_SCB_SPI_CPHA1_CPOL1);
default: