mirror of https://github.com/ARMmbed/mbed-os.git
				
				
				
			
							parent
							
								
									39ee51a017
								
							
						
					
					
						commit
						ddcc63276a
					
				| 
						 | 
				
			
			@ -1601,11 +1601,11 @@ HAL_StatusTypeDef HAL_HRTIM_SimpleOCStart_DMA(HRTIM_HandleTypeDef * hhrtim,
 | 
			
		|||
  /* Check the parameters */
 | 
			
		||||
  assert_param(IS_HRTIM_TIMER_OUTPUT(TimerIdx, OCChannel));
 | 
			
		||||
 | 
			
		||||
  if((hhrtim->State == HAL_HRTIM_STATE_BUSY))
 | 
			
		||||
  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 | 
			
		||||
  {
 | 
			
		||||
     return HAL_BUSY;
 | 
			
		||||
  }
 | 
			
		||||
  if((hhrtim->State == HAL_HRTIM_STATE_READY))
 | 
			
		||||
  if(hhrtim->State == HAL_HRTIM_STATE_READY)
 | 
			
		||||
  {
 | 
			
		||||
    if((SrcAddr == 0U ) || (DestAddr == 0U ) || (Length == 0U))
 | 
			
		||||
    {
 | 
			
		||||
| 
						 | 
				
			
			@ -2215,11 +2215,11 @@ HAL_StatusTypeDef HAL_HRTIM_SimplePWMStart_DMA(HRTIM_HandleTypeDef * hhrtim,
 | 
			
		|||
  /* Check the parameters */
 | 
			
		||||
  assert_param(IS_HRTIM_TIMER_OUTPUT(TimerIdx, PWMChannel));
 | 
			
		||||
 | 
			
		||||
  if((hhrtim->State == HAL_HRTIM_STATE_BUSY))
 | 
			
		||||
  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 | 
			
		||||
  {
 | 
			
		||||
     return HAL_BUSY;
 | 
			
		||||
  }
 | 
			
		||||
  if((hhrtim->State == HAL_HRTIM_STATE_READY))
 | 
			
		||||
  if(hhrtim->State == HAL_HRTIM_STATE_READY)
 | 
			
		||||
  {
 | 
			
		||||
    if((SrcAddr == 0U ) || (DestAddr == 0U ) || (Length == 0U))
 | 
			
		||||
    {
 | 
			
		||||
| 
						 | 
				
			
			@ -5296,7 +5296,7 @@ HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart_DMA(HRTIM_HandleTypeDef * hhrtim,
 | 
			
		|||
  /* Check the parameters */
 | 
			
		||||
  assert_param(IS_HRTIM_TIMERID(Timers));
 | 
			
		||||
 | 
			
		||||
  if((hhrtim->State == HAL_HRTIM_STATE_BUSY))
 | 
			
		||||
  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 | 
			
		||||
  {
 | 
			
		||||
     return HAL_BUSY;
 | 
			
		||||
  }
 | 
			
		||||
| 
						 | 
				
			
			@ -5731,11 +5731,11 @@ HAL_StatusTypeDef HAL_HRTIM_BurstDMATransfer(HRTIM_HandleTypeDef *hhrtim,
 | 
			
		|||
  /* Check the parameters */
 | 
			
		||||
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
 | 
			
		||||
 | 
			
		||||
  if((hhrtim->State == HAL_HRTIM_STATE_BUSY))
 | 
			
		||||
  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 | 
			
		||||
  {
 | 
			
		||||
     return HAL_BUSY;
 | 
			
		||||
  }
 | 
			
		||||
  if((hhrtim->State == HAL_HRTIM_STATE_READY))
 | 
			
		||||
  if(hhrtim->State == HAL_HRTIM_STATE_READY)
 | 
			
		||||
  {
 | 
			
		||||
    if((BurstBufferAddress == 0U ) || (BurstBufferLength == 0U))
 | 
			
		||||
    {
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
| 
						 | 
				
			
			@ -490,11 +490,11 @@ HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pDat
 | 
			
		|||
  /* Check the parameters */
 | 
			
		||||
  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));
 | 
			
		||||
 | 
			
		||||
  if ((htim->State == HAL_TIM_STATE_BUSY))
 | 
			
		||||
  if (htim->State == HAL_TIM_STATE_BUSY)
 | 
			
		||||
  {
 | 
			
		||||
    return HAL_BUSY;
 | 
			
		||||
  }
 | 
			
		||||
  else if ((htim->State == HAL_TIM_STATE_READY))
 | 
			
		||||
  else if (htim->State == HAL_TIM_STATE_READY)
 | 
			
		||||
  {
 | 
			
		||||
    if ((pData == NULL) && (Length > 0U))
 | 
			
		||||
    {
 | 
			
		||||
| 
						 | 
				
			
			@ -942,11 +942,11 @@ HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel
 | 
			
		|||
  /* Check the parameters */
 | 
			
		||||
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 | 
			
		||||
 | 
			
		||||
  if ((htim->State == HAL_TIM_STATE_BUSY))
 | 
			
		||||
  if (htim->State == HAL_TIM_STATE_BUSY)
 | 
			
		||||
  {
 | 
			
		||||
    return HAL_BUSY;
 | 
			
		||||
  }
 | 
			
		||||
  else if ((htim->State == HAL_TIM_STATE_READY))
 | 
			
		||||
  else if (htim->State == HAL_TIM_STATE_READY)
 | 
			
		||||
  {
 | 
			
		||||
    if ((pData == NULL) && (Length > 0U))
 | 
			
		||||
    {
 | 
			
		||||
| 
						 | 
				
			
			@ -1521,11 +1521,11 @@ HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channe
 | 
			
		|||
  /* Check the parameters */
 | 
			
		||||
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 | 
			
		||||
 | 
			
		||||
  if ((htim->State == HAL_TIM_STATE_BUSY))
 | 
			
		||||
  if (htim->State == HAL_TIM_STATE_BUSY)
 | 
			
		||||
  {
 | 
			
		||||
    return HAL_BUSY;
 | 
			
		||||
  }
 | 
			
		||||
  else if ((htim->State == HAL_TIM_STATE_READY))
 | 
			
		||||
  else if (htim->State == HAL_TIM_STATE_READY)
 | 
			
		||||
  {
 | 
			
		||||
    if ((pData == NULL) && (Length > 0U))
 | 
			
		||||
    {
 | 
			
		||||
| 
						 | 
				
			
			@ -2069,11 +2069,11 @@ HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel
 | 
			
		|||
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 | 
			
		||||
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 | 
			
		||||
 | 
			
		||||
  if ((htim->State == HAL_TIM_STATE_BUSY))
 | 
			
		||||
  if (htim->State == HAL_TIM_STATE_BUSY)
 | 
			
		||||
  {
 | 
			
		||||
    return HAL_BUSY;
 | 
			
		||||
  }
 | 
			
		||||
  else if ((htim->State == HAL_TIM_STATE_READY))
 | 
			
		||||
  else if (htim->State == HAL_TIM_STATE_READY)
 | 
			
		||||
  {
 | 
			
		||||
    if ((pData == NULL) && (Length > 0U))
 | 
			
		||||
    {
 | 
			
		||||
| 
						 | 
				
			
			@ -2980,11 +2980,11 @@ HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Ch
 | 
			
		|||
  /* Check the parameters */
 | 
			
		||||
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 | 
			
		||||
 | 
			
		||||
  if ((htim->State == HAL_TIM_STATE_BUSY))
 | 
			
		||||
  if (htim->State == HAL_TIM_STATE_BUSY)
 | 
			
		||||
  {
 | 
			
		||||
    return HAL_BUSY;
 | 
			
		||||
  }
 | 
			
		||||
  else if ((htim->State == HAL_TIM_STATE_READY))
 | 
			
		||||
  else if (htim->State == HAL_TIM_STATE_READY)
 | 
			
		||||
  {
 | 
			
		||||
    if ((((pData1 == NULL) || (pData2 == NULL))) && (Length > 0U))
 | 
			
		||||
    {
 | 
			
		||||
| 
						 | 
				
			
			@ -3959,11 +3959,11 @@ HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint
 | 
			
		|||
  assert_param(IS_TIM_DMA_LENGTH(BurstLength));
 | 
			
		||||
  assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));
 | 
			
		||||
 | 
			
		||||
  if ((htim->State == HAL_TIM_STATE_BUSY))
 | 
			
		||||
  if (htim->State == HAL_TIM_STATE_BUSY)
 | 
			
		||||
  {
 | 
			
		||||
    return HAL_BUSY;
 | 
			
		||||
  }
 | 
			
		||||
  else if ((htim->State == HAL_TIM_STATE_READY))
 | 
			
		||||
  else if (htim->State == HAL_TIM_STATE_READY)
 | 
			
		||||
  {
 | 
			
		||||
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 | 
			
		||||
    {
 | 
			
		||||
| 
						 | 
				
			
			@ -4287,11 +4287,11 @@ HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint3
 | 
			
		|||
  assert_param(IS_TIM_DMA_LENGTH(BurstLength));
 | 
			
		||||
  assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));
 | 
			
		||||
 | 
			
		||||
  if ((htim->State == HAL_TIM_STATE_BUSY))
 | 
			
		||||
  if (htim->State == HAL_TIM_STATE_BUSY)
 | 
			
		||||
  {
 | 
			
		||||
    return HAL_BUSY;
 | 
			
		||||
  }
 | 
			
		||||
  else if ((htim->State == HAL_TIM_STATE_READY))
 | 
			
		||||
  else if (htim->State == HAL_TIM_STATE_READY)
 | 
			
		||||
  {
 | 
			
		||||
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 | 
			
		||||
    {
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
| 
						 | 
				
			
			@ -397,11 +397,11 @@ HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32
 | 
			
		|||
  /* Check the parameters */
 | 
			
		||||
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
 | 
			
		||||
 | 
			
		||||
  if ((htim->State == HAL_TIM_STATE_BUSY))
 | 
			
		||||
  if (htim->State == HAL_TIM_STATE_BUSY)
 | 
			
		||||
  {
 | 
			
		||||
    return HAL_BUSY;
 | 
			
		||||
  }
 | 
			
		||||
  else if ((htim->State == HAL_TIM_STATE_READY))
 | 
			
		||||
  else if (htim->State == HAL_TIM_STATE_READY)
 | 
			
		||||
  {
 | 
			
		||||
    if (((uint32_t)pData == 0U) && (Length > 0U))
 | 
			
		||||
    {
 | 
			
		||||
| 
						 | 
				
			
			@ -709,11 +709,11 @@ HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Chan
 | 
			
		|||
  /* Check the parameters */
 | 
			
		||||
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
 | 
			
		||||
 | 
			
		||||
  if ((htim->State == HAL_TIM_STATE_BUSY))
 | 
			
		||||
  if (htim->State == HAL_TIM_STATE_BUSY)
 | 
			
		||||
  {
 | 
			
		||||
    return HAL_BUSY;
 | 
			
		||||
  }
 | 
			
		||||
  else if ((htim->State == HAL_TIM_STATE_READY))
 | 
			
		||||
  else if (htim->State == HAL_TIM_STATE_READY)
 | 
			
		||||
  {
 | 
			
		||||
    if (((uint32_t)pData == 0U) && (Length > 0U))
 | 
			
		||||
    {
 | 
			
		||||
| 
						 | 
				
			
			@ -1117,11 +1117,11 @@ HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Cha
 | 
			
		|||
  /* Check the parameters */
 | 
			
		||||
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
 | 
			
		||||
 | 
			
		||||
  if ((htim->State == HAL_TIM_STATE_BUSY))
 | 
			
		||||
  if (htim->State == HAL_TIM_STATE_BUSY)
 | 
			
		||||
  {
 | 
			
		||||
    return HAL_BUSY;
 | 
			
		||||
  }
 | 
			
		||||
  else if ((htim->State == HAL_TIM_STATE_READY))
 | 
			
		||||
  else if (htim->State == HAL_TIM_STATE_READY)
 | 
			
		||||
  {
 | 
			
		||||
    if (((uint32_t)pData == 0U) && (Length > 0U))
 | 
			
		||||
    {
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
		Reference in New Issue