ARMmbed
/
mbed-os
mirror of https://github.com/ARMmbed/mbed-os.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Revert "[EFR32] Move the mbedTLS hardware acceleration code to EFR32 family" 

This reverts commit a0f62b1e4f.
pull/3467/head
Steven Cooreman 2016-11-18 11:00:57 +01:00 committed by Anna Bridge
parent cf461c504f
commit cb69b98fcd
44 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/Changes_sl_mbedtls.txt → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/Changes_sl_mbedtls.txt
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/README.txt → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/README.txt
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/include/.gitignore → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/include/.gitignore vendored
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/include/aes_alt.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/include/aes_alt.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/include/aesdrv.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/include/aesdrv.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/include/ccm_alt.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/include/ccm_alt.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/include/cmac.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/include/cmac.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/include/cmac_alt.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/include/cmac_alt.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/include/cryptodrv.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/include/cryptodrv.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/include/ecode.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/include/ecode.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/include/ecp_alt.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/include/ecp_alt.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/include/mbedtls_ecode.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/include/mbedtls_ecode.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/include/sha1_alt.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/include/sha1_alt.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/include/sha256_alt.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/include/sha256_alt.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/include/sl_crypto.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/include/sl_crypto.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/include/timing_alt.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/include/timing_alt.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/.gitignore → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/.gitignore vendored
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/aesdrv_authencr.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/aesdrv_authencr.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/aesdrv_authencr_aes.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/aesdrv_authencr_aes.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/aesdrv_authencr_crypto.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/aesdrv_authencr_crypto.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/aesdrv_blockcipher_aes.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/aesdrv_blockcipher_aes.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/aesdrv_blockcipher_crypto.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/aesdrv_blockcipher_crypto.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/aesdrv_common.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/aesdrv_common.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/aesdrv_common_aes.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/aesdrv_common_aes.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/aesdrv_common_aes.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/aesdrv_common_aes.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/aesdrv_common_crypto.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/aesdrv_common_crypto.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/aesdrv_common_crypto.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/aesdrv_common_crypto.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/aesdrv_internal.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/aesdrv_internal.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/cryptodrv.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/cryptodrv.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/cryptodrv_internal.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/cryptodrv_internal.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/em_bufc.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/em_bufc.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/em_bufc.h → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/em_bufc.h
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/sl_aes.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/sl_aes.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/sl_ecp.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/sl_ecp.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/sl_sha1.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/sl_sha1.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/sl_sha256.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/sl_sha256.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/sl_timing.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/sl_timing.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/slcl_aes.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/slcl_aes.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/slcl_ccm.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/slcl_ccm.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/slcl_cmac.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/slcl_cmac.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/slcl_ecp.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/slcl_ecp.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/slcl_sha1.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/slcl_sha1.c
View File

0
targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/TARGET_EFR32/src/slcl_sha256.c → targets/TARGET_Silicon_Labs/TARGET_EFM32/sl_crypto/src/slcl_sha256.c
View File

4
targets/targets.json
View File

@ -2192,7 +2192,7 @@
},
"EFR32MG1P132F256GM48": {
"inherits": ["EFM32"],
"extra_labels_add": ["EFR32", "EFR32MG1", "256K", "SL_RAIL"],
"extra_labels_add": ["EFR32MG1", "256K", "SL_RAIL"],
"core": "Cortex-M4F",
"macros": ["EFR32MG1P132F256GM48", "TRANSACTION_QUEUE_SIZE_SPI=4"],
"supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],
@ -2202,7 +2202,7 @@
},
"EFR32MG1P233F256GM48": {
"inherits": ["EFM32"],
"extra_labels_add": ["EFR32", "EFR32MG1", "256K", "SL_RAIL"],
"extra_labels_add": ["EFR32MG1", "256K", "SL_RAIL"],
"core": "Cortex-M4F",
"macros": ["EFR32MG1P233F256GM48", "TRANSACTION_QUEUE_SIZE_SPI=4"],
"supported_toolchains": ["GCC_ARM", "ARM", "uARM", "IAR"],