Merge pull request #12677 from jeromecoutant/PR_H7_QSPI

STM32H7: enable QSPI
pull/12712/head
Anna Bridge 2020-03-27 11:20:48 +00:00 committed by GitHub
commit a34333fe36
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
3 changed files with 29 additions and 2 deletions

View File

@ -428,6 +428,14 @@ typedef enum {
ETH_TX_EN = PG_11,
ETH_TX_EN_ALT0 = PB_11,
/**** QSPI FLASH pins ****/
QSPI_FLASH1_IO0 = PD_11,
QSPI_FLASH1_IO1 = PF_9,
QSPI_FLASH1_IO2 = PF_7,
QSPI_FLASH1_IO3 = PF_6,
QSPI_FLASH1_SCK = PB_2,
QSPI_FLASH1_CSN = PG_6,
/**** OSCILLATOR pins ****/
RCC_OSC32_IN = PC_14,
RCC_OSC32_OUT = PC_15,

View File

@ -146,6 +146,19 @@ struct analogin_s {
uint8_t differential;
};
#if DEVICE_QSPI
struct qspi_s {
QSPI_HandleTypeDef handle;
QSPIName qspi;
PinName io0;
PinName io1;
PinName io2;
PinName io3;
PinName sclk;
PinName ssel;
};
#endif
#define GPIO_IP_WITHOUT_BRR
#if defined(DUAL_CORE)

View File

@ -4905,6 +4905,7 @@
],
"core": "Cortex-M7FD",
"components_add": [
"QSPIF",
"FLASHIAP"
],
"mbed_rom_start": "0x08000000",
@ -4914,7 +4915,8 @@
"extra_labels_add": [
"STM32H7",
"STM32H747xI",
"DISCO_H747I_CM7"
"DISCO_H747I_CM7",
"MT25QL512"
],
"config": {
"clock_source": {
@ -4950,6 +4952,7 @@
"CRC",
"TRNG",
"FLASH",
"QSPI",
"MPU"
],
"release_versions": [
@ -4967,9 +4970,11 @@
"extra_labels_add": [
"STM32H7",
"STM32H747xI",
"DISCO_H747I"
"DISCO_H747I",
"MT25QL512"
],
"components_add": [
"QSPIF",
"FLASHIAP"
],
"mbed_rom_start": "0x08100000",
@ -5007,6 +5012,7 @@
"CRC",
"TRNG",
"FLASH",
"QSPI",
"MPU"
],
"bootloader_supported": true