ARMmbed
/
mbed-os
mirror of https://github.com/ARMmbed/mbed-os.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add STM32F103xD and xG entries in CMakeLists.txt (#155) 

* Add STM32F103xD, STM32F103xG series and fix STM32F103xE startup file

* Add system_clock.c file for STM32F103xD series

* Add STM32F103xD and STM32F103xG to targets.json

* Update CMakeLists.txt to add STM32F103xD and STM32F103xG series

add_subdirectory(TARGET_STM32F103xD EXCLUDE_FROM_ALL)
add_subdirectory(TARGET_STM32F103xG EXCLUDE_FROM_ALL)

* Add remaps for STM32F1 timers as in original mbed-os

Added extra remaps for timers 9 to 14 for STM32F1 needed in STM32F103xG series

#define AFIO_REMAP_TIM9_ENABLE    17
#define AFIO_REMAP_TIM10_ENABLE   18
#define AFIO_REMAP_TIM11_ENABLE   19
#define AFIO_REMAP_TIM13_ENABLE   20
#define AFIO_REMAP_TIM14_ENABLE   21

---------

Co-authored-by: Perez <maperez@hp.com>
pull/15437/head
Janco 2023-04-12 04:58:57 +02:00 committed by GitHub
parent e93b80a006
commit 9a4bdb864b
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
targets/TARGET_STM/PeripheralPins.h
View File

@ -52,6 +52,11 @@
#define AFIO_REMAP_TIM2_PARTIAL_1 14
#define AFIO_REMAP_TIM2_PARTIAL_2 15
#define AFIO_REMAP_TIM4_ENABLE 16
#define AFIO_REMAP_TIM9_ENABLE 17
#define AFIO_REMAP_TIM10_ENABLE 18
#define AFIO_REMAP_TIM11_ENABLE 19
#define AFIO_REMAP_TIM13_ENABLE 20
#define AFIO_REMAP_TIM14_ENABLE 21
#endif

2
targets/TARGET_STM/TARGET_STM32F1/CMakeLists.txt
View File

@ -4,7 +4,9 @@
add_subdirectory(TARGET_STM32F103x8 EXCLUDE_FROM_ALL)
add_subdirectory(TARGET_STM32F103xB EXCLUDE_FROM_ALL)
add_subdirectory(TARGET_STM32F103xC EXCLUDE_FROM_ALL)
add_subdirectory(TARGET_STM32F103xD EXCLUDE_FROM_ALL)
add_subdirectory(TARGET_STM32F103xE EXCLUDE_FROM_ALL)
add_subdirectory(TARGET_STM32F103xG EXCLUDE_FROM_ALL)
add_subdirectory(STM32Cube_FW EXCLUDE_FROM_ALL)
add_library(mbed-stm32f1 INTERFACE)