mirror of https://github.com/ARMmbed/mbed-os.git
Refactoring memory regions definitions for MPS2_M7 targets
* added memory_zones.h * all linker scripts reference the definitions from memory_zones.h * tool chains use predefined 1K as ISR Stack size * ARM Complier 5 and GCC will auto calculated heap size * IAR use predefined 2MiB as heap sizepull/7706/head
parent
7159329efc
commit
8fc384296e
|
@ -1,3 +1,4 @@
|
|||
#! armcc -E
|
||||
;* MPS2 CMSIS Library
|
||||
;*
|
||||
;* Copyright (c) 2006-2018 ARM Limited
|
||||
|
@ -33,15 +34,31 @@
|
|||
; *** Scatter-Loading Description File ***
|
||||
; *************************************************************
|
||||
|
||||
LR_IROM1 0x00000000 0x00400000 { ; load region size_region
|
||||
ER_IROM1 0x00000000 0x00400000 { ; load address = execution address
|
||||
#include "../memory_zones.h"
|
||||
#include "../cmsis_nvic.h"
|
||||
|
||||
#if (defined(__stack_size__))
|
||||
#define STACK_SIZE __stack_size__
|
||||
#else
|
||||
#define STACK_SIZE 0x0400
|
||||
#endif
|
||||
|
||||
; The vector table is loaded at address 0x00000000 in Flash memory region.
|
||||
LR_IROM1 MAPPABLE_START MAPPABLE_SIZE {
|
||||
ER_IROM1 MAPPABLE_START MAPPABLE_SIZE {
|
||||
*.o (RESET, +First)
|
||||
*(InRoot$$Sections)
|
||||
.ANY (+RO)
|
||||
}
|
||||
; Total: 64 vectors = 256 bytes (0x100) to be reserved in RAM
|
||||
RW_IRAM1 (0x20000000+0x100) (0x400000-0x100) { ; RW data
|
||||
.ANY (+RW +ZI)
|
||||
}
|
||||
}
|
||||
|
||||
LR_IROM2 ZBT_SRAM1_START ZBT_SRAM1_SIZE { ; load region size_region
|
||||
ER_IROM2 ZBT_SRAM1_START ZBT_SRAM1_SIZE { ; load address = execution address
|
||||
*(InRoot$$Sections)
|
||||
.ANY (+RO)
|
||||
}
|
||||
; NVIC_VECTORS_SIZE Total: 64 vectors = 256 bytes (0x100) to be reserved in RAM
|
||||
RW_IRAM1 (ZBT_SRAM2_START + NVIC_VECTORS_SIZE) (ZBT_SRAM2_SIZE - NVIC_VECTORS_SIZE) { ; RW data
|
||||
.ANY (+RW +ZI)
|
||||
}
|
||||
ARM_LIB_STACK (ZBT_SRAM2_START + ZBT_SRAM2_SIZE) EMPTY - STACK_SIZE { ; Stack region growing down
|
||||
}
|
||||
}
|
||||
|
|
|
@ -34,38 +34,14 @@
|
|||
; CMSDK_CM7 Device
|
||||
;
|
||||
;******************************************************************************
|
||||
;
|
||||
;-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
|
||||
;
|
||||
|
||||
#include "../memory_zones.h"
|
||||
|
||||
; <h> Stack Configuration
|
||||
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
||||
; </h>
|
||||
|
||||
Stack_Size EQU 0x00004000
|
||||
|
||||
AREA STACK, NOINIT, READWRITE, ALIGN=3
|
||||
Stack_Mem SPACE Stack_Size
|
||||
__initial_sp
|
||||
|
||||
|
||||
; <h> Heap Configuration
|
||||
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
||||
; </h>
|
||||
|
||||
Heap_Size EQU 0x00001000
|
||||
|
||||
AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
||||
__heap_base
|
||||
Heap_Mem SPACE Heap_Size
|
||||
__heap_limit
|
||||
|
||||
__initial_sp EQU ZBT_SRAM2_START + ZBT_SRAM2_SIZE
|
||||
|
||||
PRESERVE8
|
||||
THUMB
|
||||
|
||||
|
||||
; Vector Table Mapped to Address 0 at Reset
|
||||
|
||||
AREA RESET, DATA, READONLY
|
||||
|
@ -260,31 +236,4 @@ PORT0_7_Handler
|
|||
|
||||
ALIGN
|
||||
|
||||
|
||||
; User Initial Stack & Heap
|
||||
|
||||
IF :DEF:__MICROLIB
|
||||
|
||||
EXPORT __initial_sp
|
||||
EXPORT __heap_base
|
||||
EXPORT __heap_limit
|
||||
|
||||
ELSE
|
||||
|
||||
IMPORT __use_two_region_memory
|
||||
EXPORT __user_initial_stackheap
|
||||
|
||||
__user_initial_stackheap PROC
|
||||
LDR R0, = Heap_Mem
|
||||
LDR R1, =(Stack_Mem + Stack_Size)
|
||||
LDR R2, = (Heap_Mem + Heap_Size)
|
||||
LDR R3, = Stack_Mem
|
||||
BX LR
|
||||
ENDP
|
||||
|
||||
ALIGN
|
||||
|
||||
ENDIF
|
||||
|
||||
|
||||
END
|
||||
|
|
|
@ -27,11 +27,15 @@
|
|||
/* The length of the VECTORS region is a bit larger than
|
||||
* is necessary based on the number of exception handlers.
|
||||
*/
|
||||
|
||||
#include "../memory_zones.h"
|
||||
#include "../cmsis_nvic.h"
|
||||
|
||||
MEMORY
|
||||
{
|
||||
VECTORS (rx) : ORIGIN = 0x00000000, LENGTH = 0x00000400
|
||||
FLASH (rx) : ORIGIN = 0x00000400, LENGTH = 0x00040000 - 0x00000400
|
||||
RAM (rwx) : ORIGIN = 0x20000000, LENGTH = 0x00020000
|
||||
VECTORS (rx) : ORIGIN = MAPPABLE_START, LENGTH = MAPPABLE_SIZE
|
||||
FLASH (rx) : ORIGIN = ZBT_SRAM1_START, LENGTH = ZBT_SRAM1_SIZE
|
||||
RAM (rwx) : ORIGIN = ZBT_SRAM2_START, LENGTH = ZBT_SRAM2_SIZE
|
||||
}
|
||||
|
||||
/* Linker script to place sections and symbol values. Should be used together
|
||||
|
@ -62,11 +66,10 @@ MEMORY
|
|||
*/
|
||||
ENTRY(Reset_Handler)
|
||||
|
||||
HEAP_SIZE = 0x4000;
|
||||
STACK_SIZE = 0x1000;
|
||||
STACK_SIZE = 0x400;
|
||||
|
||||
/* Size of the vector table in SRAM */
|
||||
M_VECTOR_RAM_SIZE = 0x140;
|
||||
M_VECTOR_RAM_SIZE = NVIC_VECTORS_SIZE;
|
||||
|
||||
SECTIONS
|
||||
{
|
||||
|
@ -188,13 +191,13 @@ SECTIONS
|
|||
|
||||
bss_size = __bss_end__ - __bss_start__;
|
||||
|
||||
.heap :
|
||||
.heap (COPY):
|
||||
{
|
||||
. = ALIGN(8);
|
||||
__end__ = .;
|
||||
PROVIDE(end = .);
|
||||
__HeapBase = .;
|
||||
. += HEAP_SIZE;
|
||||
*(.heap*)
|
||||
__HeapLimit = .;
|
||||
__heap_limit = .; /* Add for _sbrk */
|
||||
} > RAM
|
||||
|
|
|
@ -19,25 +19,37 @@
|
|||
* limitations under the License.
|
||||
*/
|
||||
|
||||
/* The RAM region doesn't start at the beginning of the RAM address
|
||||
* space to create space for the vector table copied over to the RAM by mbed.
|
||||
* The space left is a bit bigger than is necessary based on the number of
|
||||
* interrupt handlers.
|
||||
/*
|
||||
* WARNING: these symbols are the same as the defines in ../memory_zones.h but
|
||||
* can not be included here. Please make sure that the two definitions match.
|
||||
*/
|
||||
/*###ICF### Section handled by ICF editor, don't touch! ****/
|
||||
/*-Editor annotation file-*/
|
||||
/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
|
||||
/* Code memory zones */
|
||||
define symbol MAPPABLE_START = 0x00000000;
|
||||
define symbol MAPPABLE_SIZE = 0x00004000; /* 16 KiB */
|
||||
define symbol ZBT_SRAM1_START = (0x00000000 + 0x00004000);
|
||||
define symbol ZBT_SRAM1_SIZE = (0x00400000 - 0x00004000); /* 4 MiB - 16 KiB */
|
||||
|
||||
/* Data memory zones */
|
||||
define symbol ZBT_SRAM2_START = 0x20000000;
|
||||
define symbol ZBT_SRAM2_SIZE = 0x00400000; /* 4 MB */
|
||||
|
||||
/* NVIC vector numbers and size. */
|
||||
define symbol NVIC_NUM_VECTORS = (16 + 48);
|
||||
define symbol NVIC_VECTORS_SIZE = (NVIC_NUM_VECTORS * 4);
|
||||
|
||||
/*-Specials-*/
|
||||
define symbol __ICFEDIT_intvec_start__ = 0x00000000;
|
||||
define symbol __ICFEDIT_intvec_start__ = MAPPABLE_START;
|
||||
|
||||
/*-Memory Regions-*/
|
||||
define symbol __ICFEDIT_region_ROM_start__ = 0x00000000;
|
||||
define symbol __ICFEDIT_region_ROM_end__ = 0x0003FFFF;
|
||||
define symbol __ICFEDIT_region_RAM_start__ = 0x20000140;
|
||||
define symbol __ICFEDIT_region_RAM_end__ = 0x2001FFFF;
|
||||
define symbol __ICFEDIT_region_ROM_start__ = ZBT_SRAM1_START;
|
||||
define symbol __ICFEDIT_region_ROM_end__ = ZBT_SRAM1_START + ZBT_SRAM1_SIZE - 1;
|
||||
define symbol __ICFEDIT_region_RAM_start__ = ZBT_SRAM2_START + NVIC_VECTORS_SIZE;
|
||||
define symbol __ICFEDIT_region_RAM_end__ = ZBT_SRAM2_START + ZBT_SRAM2_SIZE - 1;
|
||||
|
||||
/*-Sizes-*/
|
||||
/* Heap and Stack size */
|
||||
define symbol __ICFEDIT_size_heap__ = 0x4000;
|
||||
define symbol __ICFEDIT_size_cstack__ = 0x1000;
|
||||
define symbol __ICFEDIT_size_heap__ = 0x200000;
|
||||
define symbol __ICFEDIT_size_cstack__ = 0x400;
|
||||
/**** End of ICF editor section. ###ICF###*/
|
||||
|
||||
define memory mem with size = 4G;
|
||||
|
|
|
@ -33,7 +33,14 @@
|
|||
#ifndef MBED_CMSIS_NVIC_H
|
||||
#define MBED_CMSIS_NVIC_H
|
||||
|
||||
#include "memory_zones.h"
|
||||
|
||||
#define NVIC_NUM_VECTORS (16 + 48)
|
||||
#define NVIC_RAM_VECTOR_ADDRESS 0x20000000 // Location of vectors in RAM
|
||||
#define NVIC_RAM_VECTOR_ADDRESS ZBT_SRAM2_START // Location of vectors in RAM
|
||||
|
||||
/*
|
||||
* Size of the whole vector table in bytes. Each vector is on 32 bits.
|
||||
*/
|
||||
#define NVIC_VECTORS_SIZE (NVIC_NUM_VECTORS * 4)
|
||||
|
||||
#endif
|
||||
|
|
|
@ -0,0 +1,50 @@
|
|||
/*
|
||||
* Copyright (c) 2017-2018 ARM Limited
|
||||
*
|
||||
* Licensed under the Apache License Version 2.0 (the "License");
|
||||
* you may not use this file except in compliance with the License.
|
||||
* You may obtain a copy of the License at
|
||||
*
|
||||
* http://www.apache.org/licenses/LICENSE-2.0
|
||||
*
|
||||
* Unless required by applicable law or agreed to in writing software
|
||||
* distributed under the License is distributed on an "AS IS" BASIS
|
||||
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND either express or implied.
|
||||
* See the License for the specific language governing permissions and
|
||||
* limitations under the License.
|
||||
*/
|
||||
|
||||
/*
|
||||
* This file contains the information of memory zones for code and data on
|
||||
* ARM Versatile Express Cortex-M Prototyping Systems (V2M-MPS2) TRM.
|
||||
* It is used in startup code and linker scripts of supported compilers (ARM and
|
||||
* GCC_ARM).
|
||||
*
|
||||
* WARNING: IAR does not include this file and re-define these values in
|
||||
* MPS2.icf file. Please make sure that the two files share the same values.
|
||||
*
|
||||
* These memory zones are defined in section 4.2 of ARM V2M-MPS2 RTL and
|
||||
* Fast Model Reference Guide.
|
||||
*/
|
||||
|
||||
#ifndef MEMORY_ZONES_H
|
||||
#define MEMORY_ZONES_H
|
||||
|
||||
/*
|
||||
* Code memory zones
|
||||
* Please note that MPS2 on Fast Models do not implemented persistent flash memory.
|
||||
* The FLASH memory can be simulated via 4MB ZBT_SRAM1 block
|
||||
* only to keep the same name than in the CMSDK RTL and Fast Models Reference
|
||||
* Guide.
|
||||
*/
|
||||
#define MAPPABLE_START 0x00000000
|
||||
#define MAPPABLE_SIZE 0x00004000 /* 16 KiB */
|
||||
#define ZBT_SRAM1_START (0x00000000 + 0x00004000)
|
||||
#define ZBT_SRAM1_SIZE (0x00400000 - 0x00004000) /* 4 MiB - 16 KiB*/
|
||||
|
||||
/* Data memory zones */
|
||||
#define ZBT_SRAM2_START 0x20000000
|
||||
#define ZBT_SRAM2_SIZE 0x00400000 /* 4 MiB */
|
||||
|
||||
#endif /* MEMORY_ZONES_H */
|
||||
|
Loading…
Reference in New Issue