mirror of https://github.com/ARMmbed/mbed-os.git
MIMXRT1050: Update for deep sleep latency
1. Do not disable and enable osillators during deep sleep entry and exit 2. Increase the deep sleep to pass tests Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>pull/12364/head
parent
0b7c78be8a
commit
8b46e91a28
|
@ -132,32 +132,14 @@ void CLOCK_SET_DIV(clock_div_t divider, uint32_t value)
|
|||
|
||||
void ClockSelectXtalOsc(void)
|
||||
{
|
||||
/* Enable XTAL 24MHz clock source. */
|
||||
CLOCK_InitExternalClk(0);
|
||||
/* Wait CCM operation finishes */
|
||||
CLOCK_CCM_HANDSHAKE_WAIT();
|
||||
/* Take some delay */
|
||||
SDK_DelayAtLeastUs(40);
|
||||
/* Switch clock source to external OSC. */
|
||||
CLOCK_SwitchOsc(kCLOCK_XtalOsc);
|
||||
/* Turn off XTAL-OSC detector */
|
||||
CCM_ANALOG->MISC0_CLR = CCM_ANALOG_MISC0_OSC_XTALOK_EN_MASK;
|
||||
/* Power Down internal RC. */
|
||||
CLOCK_DeinitRcOsc24M();
|
||||
}
|
||||
|
||||
void ClockSelectRcOsc(void)
|
||||
{
|
||||
/* Enable internal RC. */
|
||||
XTALOSC24M->LOWPWR_CTRL |= XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_MASK;
|
||||
/* Wait CCM operation finishes */
|
||||
CLOCK_CCM_HANDSHAKE_WAIT();
|
||||
/* Take some delay */
|
||||
SDK_DelayAtLeastUs(4000);
|
||||
/* Switch clock source to internal RC. */
|
||||
XTALOSC24M->LOWPWR_CTRL_SET = XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_MASK;
|
||||
/* Disable XTAL 24MHz clock source. */
|
||||
CCM_ANALOG->MISC0_SET = CCM_ANALOG_MISC0_XTAL_24M_PWD_MASK;
|
||||
}
|
||||
|
||||
void LPM_SetRunModeConfig(void)
|
||||
|
|
|
@ -2865,7 +2865,7 @@
|
|||
],
|
||||
"device_name": "MIMXRT1052",
|
||||
"overrides": {
|
||||
"deep-sleep-latency": 5,
|
||||
"deep-sleep-latency": 10,
|
||||
"network-default-interface-type": "ETHERNET"
|
||||
}
|
||||
},
|
||||
|
|
Loading…
Reference in New Issue