mirror of https://github.com/ARMmbed/mbed-os.git
DISCO_L475VG_IOT01A: Update device files after CubeL4 update
bcostm
parent
af2078f38d
commit
66cbc8b452
|
|
@ -2,8 +2,8 @@
|
||||||
******************************************************************************
|
******************************************************************************
|
||||||
* @file system_stm32l4xx.c
|
* @file system_stm32l4xx.c
|
||||||
* @author MCD Application Team
|
* @author MCD Application Team
|
||||||
* @version V1.1.1
|
* @version V1.3.1
|
||||||
* @date 29-April-2016
|
* @date 21-April-2017
|
||||||
* @brief CMSIS Cortex-M4 Device Peripheral Access Layer System Source File
|
* @brief CMSIS Cortex-M4 Device Peripheral Access Layer System Source File
|
||||||
*
|
*
|
||||||
* This file provides two functions and one global variable to be called from
|
* This file provides two functions and one global variable to be called from
|
||||||
|
|
@ -43,7 +43,7 @@
|
||||||
******************************************************************************
|
******************************************************************************
|
||||||
* @attention
|
* @attention
|
||||||
*
|
*
|
||||||
* <h2><center>© COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
|
* <h2><center>© COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without modification,
|
* Redistribution and use in source and binary forms, with or without modification,
|
||||||
* are permitted provided that the following conditions are met:
|
* are permitted provided that the following conditions are met:
|
||||||
|
|
@ -569,7 +569,7 @@ uint8_t SetSysClock_PLL_MSI(void)
|
||||||
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; /* 80 MHz */
|
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; /* 80 MHz */
|
||||||
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; /* 80 MHz */
|
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; /* 80 MHz */
|
||||||
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; /* 80 MHz */
|
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; /* 80 MHz */
|
||||||
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2; /* 40 MHz */
|
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; /* 80 MHz */
|
||||||
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
|
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
|
||||||
{
|
{
|
||||||
return 0; // FAIL
|
return 0; // FAIL
|
||||||
|
|
@ -44,10 +44,10 @@
|
||||||
|
|
||||||
#define TIM_MST TIM5
|
#define TIM_MST TIM5
|
||||||
#define TIM_MST_IRQ TIM5_IRQn
|
#define TIM_MST_IRQ TIM5_IRQn
|
||||||
#define TIM_MST_RCC __TIM5_CLK_ENABLE()
|
#define TIM_MST_RCC __HAL_RCC_TIM5_CLK_ENABLE()
|
||||||
|
|
||||||
#define TIM_MST_RESET_ON __TIM5_FORCE_RESET()
|
#define TIM_MST_RESET_ON __HAL_RCC_TIM5_FORCE_RESET()
|
||||||
#define TIM_MST_RESET_OFF __TIM5_RELEASE_RESET()
|
#define TIM_MST_RESET_OFF __HAL_RCC_TIM5_RELEASE_RESET()
|
||||||
|
|
||||||
#define TIM_MST_16BIT 0 // 1=16-bit timer, 0=32-bit timer
|
#define TIM_MST_16BIT 0 // 1=16-bit timer, 0=32-bit timer
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -2,8 +2,8 @@
|
||||||
******************************************************************************
|
******************************************************************************
|
||||||
* @file stm32l475xx.h
|
* @file stm32l475xx.h
|
||||||
* @author MCD Application Team
|
* @author MCD Application Team
|
||||||
* @version V1.2.0
|
* @version V1.3.1
|
||||||
* @date 28-October-2016
|
* @date 21-April-2017
|
||||||
* @brief CMSIS STM32L475xx Device Peripheral Access Layer Header File.
|
* @brief CMSIS STM32L475xx Device Peripheral Access Layer Header File.
|
||||||
*
|
*
|
||||||
* This file contains:
|
* This file contains:
|
||||||
|
|
@ -14,7 +14,7 @@
|
||||||
******************************************************************************
|
******************************************************************************
|
||||||
* @attention
|
* @attention
|
||||||
*
|
*
|
||||||
* <h2><center>© COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
|
* <h2><center>© COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without modification,
|
* Redistribution and use in source and binary forms, with or without modification,
|
||||||
* are permitted provided that the following conditions are met:
|
* are permitted provided that the following conditions are met:
|
||||||
|
|
@ -1132,15 +1132,16 @@ typedef struct
|
||||||
*/
|
*/
|
||||||
#define FLASH_BASE ((uint32_t)0x08000000U) /*!< FLASH(up to 1 MB) base address */
|
#define FLASH_BASE ((uint32_t)0x08000000U) /*!< FLASH(up to 1 MB) base address */
|
||||||
#define SRAM1_BASE ((uint32_t)0x20000000U) /*!< SRAM1(up to 96 KB) base address */
|
#define SRAM1_BASE ((uint32_t)0x20000000U) /*!< SRAM1(up to 96 KB) base address */
|
||||||
|
#define SRAM2_BASE ((uint32_t)0x10000000U) /*!< SRAM2(32 KB) base address */
|
||||||
#define PERIPH_BASE ((uint32_t)0x40000000U) /*!< Peripheral base address */
|
#define PERIPH_BASE ((uint32_t)0x40000000U) /*!< Peripheral base address */
|
||||||
#define FMC_BASE ((uint32_t)0x60000000U) /*!< FMC base address */
|
#define FMC_BASE ((uint32_t)0x60000000U) /*!< FMC base address */
|
||||||
#define SRAM2_BASE ((uint32_t)0x10000000U) /*!< SRAM2(32 KB) base address */
|
#define QSPI_BASE ((uint32_t)0x90000000U) /*!< QUADSPI memories accessible over AHB base address */
|
||||||
#define QSPI_BASE ((uint32_t)0x90000000U) /*!< QSPI memories accessible over AHB base address */
|
|
||||||
#define FMC_R_BASE ((uint32_t)0xA0000000U) /*!< FMC control registers base address */
|
#define FMC_R_BASE ((uint32_t)0xA0000000U) /*!< FMC control registers base address */
|
||||||
#define QSPI_R_BASE ((uint32_t)0xA0001000U) /*!< QUADSPI control registers base address */
|
#define QSPI_R_BASE ((uint32_t)0xA0001000U) /*!< QUADSPI control registers base address */
|
||||||
#define SRAM1_BB_BASE ((uint32_t)0x22000000U) /*!< SRAM1(96 KB) base address in the bit-band region */
|
#define SRAM1_BB_BASE ((uint32_t)0x22000000U) /*!< SRAM1(96 KB) base address in the bit-band region */
|
||||||
#define PERIPH_BB_BASE ((uint32_t)0x42000000U) /*!< Peripheral base address in the bit-band region */
|
|
||||||
#define SRAM2_BB_BASE ((uint32_t)0x12000000U) /*!< SRAM2(32 KB) base address in the bit-band region */
|
#define SRAM2_BB_BASE ((uint32_t)0x12000000U) /*!< SRAM2(32 KB) base address in the bit-band region */
|
||||||
|
#define PERIPH_BB_BASE ((uint32_t)0x42000000U) /*!< Peripheral base address in the bit-band region */
|
||||||
|
|
||||||
/* Legacy defines */
|
/* Legacy defines */
|
||||||
#define SRAM_BASE SRAM1_BASE
|
#define SRAM_BASE SRAM1_BASE
|
||||||
|
|
@ -1332,8 +1333,7 @@ typedef struct
|
||||||
#define I2C1 ((I2C_TypeDef *) I2C1_BASE)
|
#define I2C1 ((I2C_TypeDef *) I2C1_BASE)
|
||||||
#define I2C2 ((I2C_TypeDef *) I2C2_BASE)
|
#define I2C2 ((I2C_TypeDef *) I2C2_BASE)
|
||||||
#define I2C3 ((I2C_TypeDef *) I2C3_BASE)
|
#define I2C3 ((I2C_TypeDef *) I2C3_BASE)
|
||||||
//Causes an error as already defined in mbed
|
//#define CAN ((CAN_TypeDef *) CAN1_BASE) // MBED FIX : already defined in mbed API
|
||||||
//#define CAN ((CAN_TypeDef *) CAN1_BASE)
|
|
||||||
#define CAN1 ((CAN_TypeDef *) CAN1_BASE)
|
#define CAN1 ((CAN_TypeDef *) CAN1_BASE)
|
||||||
#define PWR ((PWR_TypeDef *) PWR_BASE)
|
#define PWR ((PWR_TypeDef *) PWR_BASE)
|
||||||
#define DAC ((DAC_TypeDef *) DAC1_BASE)
|
#define DAC ((DAC_TypeDef *) DAC1_BASE)
|
||||||
|
|
@ -1422,7 +1422,7 @@ typedef struct
|
||||||
#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
|
#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
|
||||||
#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
|
#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
|
||||||
#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
|
#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
|
||||||
#define DMA1_CSELR ((DMA_request_TypeDef *) DMA1_CSELR_BASE)
|
#define DMA1_CSELR ((DMA_Request_TypeDef *) DMA1_CSELR_BASE)
|
||||||
|
|
||||||
|
|
||||||
#define DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)
|
#define DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)
|
||||||
|
|
@ -1432,7 +1432,7 @@ typedef struct
|
||||||
#define DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)
|
#define DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)
|
||||||
#define DMA2_Channel6 ((DMA_Channel_TypeDef *) DMA2_Channel6_BASE)
|
#define DMA2_Channel6 ((DMA_Channel_TypeDef *) DMA2_Channel6_BASE)
|
||||||
#define DMA2_Channel7 ((DMA_Channel_TypeDef *) DMA2_Channel7_BASE)
|
#define DMA2_Channel7 ((DMA_Channel_TypeDef *) DMA2_Channel7_BASE)
|
||||||
#define DMA2_CSELR ((DMA_request_TypeDef *) DMA2_CSELR_BASE)
|
#define DMA2_CSELR ((DMA_Request_TypeDef *) DMA2_CSELR_BASE)
|
||||||
|
|
||||||
|
|
||||||
#define FMC_Bank1_R ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)
|
#define FMC_Bank1_R ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)
|
||||||
|
|
@ -2153,7 +2153,6 @@ typedef struct
|
||||||
#define ADC_JSQR_JSQ4_3 (0x08U << ADC_JSQR_JSQ4_Pos) /*!< 0x20000000 */
|
#define ADC_JSQR_JSQ4_3 (0x08U << ADC_JSQR_JSQ4_Pos) /*!< 0x20000000 */
|
||||||
#define ADC_JSQR_JSQ4_4 (0x10U << ADC_JSQR_JSQ4_Pos) /*!< 0x40000000 */
|
#define ADC_JSQR_JSQ4_4 (0x10U << ADC_JSQR_JSQ4_Pos) /*!< 0x40000000 */
|
||||||
|
|
||||||
|
|
||||||
/******************** Bit definition for ADC_OFR1 register ******************/
|
/******************** Bit definition for ADC_OFR1 register ******************/
|
||||||
#define ADC_OFR1_OFFSET1_Pos (0U)
|
#define ADC_OFR1_OFFSET1_Pos (0U)
|
||||||
#define ADC_OFR1_OFFSET1_Msk (0xFFFU << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000FFF */
|
#define ADC_OFR1_OFFSET1_Msk (0xFFFU << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000FFF */
|
||||||
|
|
@ -6106,7 +6105,9 @@ typedef struct
|
||||||
#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */
|
#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */
|
||||||
|
|
||||||
/******************* Bit definition for CRC_IDR register ********************/
|
/******************* Bit definition for CRC_IDR register ********************/
|
||||||
#define CRC_IDR_IDR ((uint8_t)0xFFU) /*!< General-purpose 8-bit data register bits */
|
#define CRC_IDR_IDR_Pos (0U)
|
||||||
|
#define CRC_IDR_IDR_Msk (0xFFU << CRC_IDR_IDR_Pos) /*!< 0x000000FF */
|
||||||
|
#define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 8-bit data register bits */
|
||||||
|
|
||||||
/******************** Bit definition for CRC_CR register ********************/
|
/******************** Bit definition for CRC_CR register ********************/
|
||||||
#define CRC_CR_RESET_Pos (0U)
|
#define CRC_CR_RESET_Pos (0U)
|
||||||
|
|
@ -7529,11 +7530,11 @@ typedef struct
|
||||||
#define FLASH_ACR_LATENCY_Pos (0U)
|
#define FLASH_ACR_LATENCY_Pos (0U)
|
||||||
#define FLASH_ACR_LATENCY_Msk (0x7U << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
|
#define FLASH_ACR_LATENCY_Msk (0x7U << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
|
||||||
#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk
|
#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk
|
||||||
#define FLASH_ACR_LATENCY_0WS (0x00000000U)
|
#define FLASH_ACR_LATENCY_0WS (0x00000000U)
|
||||||
#define FLASH_ACR_LATENCY_1WS (0x00000001U)
|
#define FLASH_ACR_LATENCY_1WS (0x00000001U)
|
||||||
#define FLASH_ACR_LATENCY_2WS (0x00000002U)
|
#define FLASH_ACR_LATENCY_2WS (0x00000002U)
|
||||||
#define FLASH_ACR_LATENCY_3WS (0x00000003U)
|
#define FLASH_ACR_LATENCY_3WS (0x00000003U)
|
||||||
#define FLASH_ACR_LATENCY_4WS (0x00000004U)
|
#define FLASH_ACR_LATENCY_4WS (0x00000004U)
|
||||||
#define FLASH_ACR_PRFTEN_Pos (8U)
|
#define FLASH_ACR_PRFTEN_Pos (8U)
|
||||||
#define FLASH_ACR_PRFTEN_Msk (0x1U << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */
|
#define FLASH_ACR_PRFTEN_Msk (0x1U << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */
|
||||||
#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk
|
#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk
|
||||||
|
|
@ -10715,12 +10716,12 @@ typedef struct
|
||||||
#define RCC_CFGR_MCOPRE_DIV16 (0x40000000U) /*!< MCO is divided by 16 */
|
#define RCC_CFGR_MCOPRE_DIV16 (0x40000000U) /*!< MCO is divided by 16 */
|
||||||
|
|
||||||
/* Legacy aliases */
|
/* Legacy aliases */
|
||||||
#define RCC_CFGR_MCO_PRE RCC_CFGR_MCOPRE
|
#define RCC_CFGR_MCO_PRE RCC_CFGR_MCOPRE
|
||||||
#define RCC_CFGR_MCO_PRE_1 RCC_CFGR_MCOPRE_DIV1
|
#define RCC_CFGR_MCO_PRE_1 RCC_CFGR_MCOPRE_DIV1
|
||||||
#define RCC_CFGR_MCO_PRE_2 RCC_CFGR_MCOPRE_DIV2
|
#define RCC_CFGR_MCO_PRE_2 RCC_CFGR_MCOPRE_DIV2
|
||||||
#define RCC_CFGR_MCO_PRE_4 RCC_CFGR_MCOPRE_DIV4
|
#define RCC_CFGR_MCO_PRE_4 RCC_CFGR_MCOPRE_DIV4
|
||||||
#define RCC_CFGR_MCO_PRE_8 RCC_CFGR_MCOPRE_DIV8
|
#define RCC_CFGR_MCO_PRE_8 RCC_CFGR_MCOPRE_DIV8
|
||||||
#define RCC_CFGR_MCO_PRE_16 RCC_CFGR_MCOPRE_DIV16
|
#define RCC_CFGR_MCO_PRE_16 RCC_CFGR_MCOPRE_DIV16
|
||||||
|
|
||||||
/******************** Bit definition for RCC_PLLCFGR register ***************/
|
/******************** Bit definition for RCC_PLLCFGR register ***************/
|
||||||
#define RCC_PLLCFGR_PLLSRC_Pos (0U)
|
#define RCC_PLLCFGR_PLLSRC_Pos (0U)
|
||||||
|
|
@ -11801,9 +11802,9 @@ typedef struct
|
||||||
#define RTC_CR_COSEL_Pos (19U)
|
#define RTC_CR_COSEL_Pos (19U)
|
||||||
#define RTC_CR_COSEL_Msk (0x1U << RTC_CR_COSEL_Pos) /*!< 0x00080000 */
|
#define RTC_CR_COSEL_Msk (0x1U << RTC_CR_COSEL_Pos) /*!< 0x00080000 */
|
||||||
#define RTC_CR_COSEL RTC_CR_COSEL_Msk
|
#define RTC_CR_COSEL RTC_CR_COSEL_Msk
|
||||||
#define RTC_CR_BCK_Pos (18U)
|
#define RTC_CR_BKP_Pos (18U)
|
||||||
#define RTC_CR_BCK_Msk (0x1U << RTC_CR_BCK_Pos) /*!< 0x00040000 */
|
#define RTC_CR_BKP_Msk (0x1U << RTC_CR_BKP_Pos) /*!< 0x00040000 */
|
||||||
#define RTC_CR_BCK RTC_CR_BCK_Msk
|
#define RTC_CR_BKP RTC_CR_BKP_Msk
|
||||||
#define RTC_CR_SUB1H_Pos (17U)
|
#define RTC_CR_SUB1H_Pos (17U)
|
||||||
#define RTC_CR_SUB1H_Msk (0x1U << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */
|
#define RTC_CR_SUB1H_Msk (0x1U << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */
|
||||||
#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk
|
#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk
|
||||||
|
|
@ -11853,6 +11854,11 @@ typedef struct
|
||||||
#define RTC_CR_WUCKSEL_1 (0x2U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */
|
#define RTC_CR_WUCKSEL_1 (0x2U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */
|
||||||
#define RTC_CR_WUCKSEL_2 (0x4U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */
|
#define RTC_CR_WUCKSEL_2 (0x4U << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */
|
||||||
|
|
||||||
|
/* Legacy defines */
|
||||||
|
#define RTC_CR_BCK_Pos RTC_CR_BKP_Pos
|
||||||
|
#define RTC_CR_BCK_Msk RTC_CR_BKP_Msk
|
||||||
|
#define RTC_CR_BCK RTC_CR_BKP
|
||||||
|
|
||||||
/******************** Bits definition for RTC_ISR register ******************/
|
/******************** Bits definition for RTC_ISR register ******************/
|
||||||
#define RTC_ISR_ITSF_Pos (17U)
|
#define RTC_ISR_ITSF_Pos (17U)
|
||||||
#define RTC_ISR_ITSF_Msk (0x1U << RTC_ISR_ITSF_Pos) /*!< 0x00020000 */
|
#define RTC_ISR_ITSF_Msk (0x1U << RTC_ISR_ITSF_Pos) /*!< 0x00020000 */
|
||||||
|
|
@ -12715,323 +12721,329 @@ typedef struct
|
||||||
/* */
|
/* */
|
||||||
/******************************************************************************/
|
/******************************************************************************/
|
||||||
/****************** Bit definition for SDMMC_POWER register ******************/
|
/****************** Bit definition for SDMMC_POWER register ******************/
|
||||||
#define SDMMC_POWER_PWRCTRL_Pos (0U)
|
#define SDMMC_POWER_PWRCTRL_Pos (0U)
|
||||||
#define SDMMC_POWER_PWRCTRL_Msk (0x3U << SDMMC_POWER_PWRCTRL_Pos) /*!< 0x00000003 */
|
#define SDMMC_POWER_PWRCTRL_Msk (0x3U << SDMMC_POWER_PWRCTRL_Pos) /*!< 0x00000003 */
|
||||||
#define SDMMC_POWER_PWRCTRL SDMMC_POWER_PWRCTRL_Msk /*!<PWRCTRL[1:0] bits (Power supply control bits) */
|
#define SDMMC_POWER_PWRCTRL SDMMC_POWER_PWRCTRL_Msk /*!<PWRCTRL[1:0] bits (Power supply control bits) */
|
||||||
#define SDMMC_POWER_PWRCTRL_0 (0x1U << SDMMC_POWER_PWRCTRL_Pos) /*!< 0x00000001 */
|
#define SDMMC_POWER_PWRCTRL_0 (0x1U << SDMMC_POWER_PWRCTRL_Pos) /*!< 0x00000001 */
|
||||||
#define SDMMC_POWER_PWRCTRL_1 (0x2U << SDMMC_POWER_PWRCTRL_Pos) /*!< 0x00000002 */
|
#define SDMMC_POWER_PWRCTRL_1 (0x2U << SDMMC_POWER_PWRCTRL_Pos) /*!< 0x00000002 */
|
||||||
|
|
||||||
/****************** Bit definition for SDMMC_CLKCR register ******************/
|
/****************** Bit definition for SDMMC_CLKCR register ******************/
|
||||||
#define SDMMC_CLKCR_CLKDIV_Pos (0U)
|
#define SDMMC_CLKCR_CLKDIV_Pos (0U)
|
||||||
#define SDMMC_CLKCR_CLKDIV_Msk (0xFFU << SDMMC_CLKCR_CLKDIV_Pos) /*!< 0x000000FF */
|
#define SDMMC_CLKCR_CLKDIV_Msk (0xFFU << SDMMC_CLKCR_CLKDIV_Pos) /*!< 0x000000FF */
|
||||||
#define SDMMC_CLKCR_CLKDIV SDMMC_CLKCR_CLKDIV_Msk /*!<Clock divide factor */
|
#define SDMMC_CLKCR_CLKDIV SDMMC_CLKCR_CLKDIV_Msk /*!<Clock divide factor */
|
||||||
#define SDMMC_CLKCR_CLKEN_Pos (8U)
|
#define SDMMC_CLKCR_CLKEN_Pos (8U)
|
||||||
#define SDMMC_CLKCR_CLKEN_Msk (0x1U << SDMMC_CLKCR_CLKEN_Pos) /*!< 0x00000100 */
|
#define SDMMC_CLKCR_CLKEN_Msk (0x1U << SDMMC_CLKCR_CLKEN_Pos) /*!< 0x00000100 */
|
||||||
#define SDMMC_CLKCR_CLKEN SDMMC_CLKCR_CLKEN_Msk /*!<Clock enable bit */
|
#define SDMMC_CLKCR_CLKEN SDMMC_CLKCR_CLKEN_Msk /*!<Clock enable bit */
|
||||||
#define SDMMC_CLKCR_PWRSAV_Pos (9U)
|
#define SDMMC_CLKCR_PWRSAV_Pos (9U)
|
||||||
#define SDMMC_CLKCR_PWRSAV_Msk (0x1U << SDMMC_CLKCR_PWRSAV_Pos) /*!< 0x00000200 */
|
#define SDMMC_CLKCR_PWRSAV_Msk (0x1U << SDMMC_CLKCR_PWRSAV_Pos) /*!< 0x00000200 */
|
||||||
#define SDMMC_CLKCR_PWRSAV SDMMC_CLKCR_PWRSAV_Msk /*!<Power saving configuration bit */
|
#define SDMMC_CLKCR_PWRSAV SDMMC_CLKCR_PWRSAV_Msk /*!<Power saving configuration bit */
|
||||||
#define SDMMC_CLKCR_BYPASS_Pos (10U)
|
#define SDMMC_CLKCR_BYPASS_Pos (10U)
|
||||||
#define SDMMC_CLKCR_BYPASS_Msk (0x1U << SDMMC_CLKCR_BYPASS_Pos) /*!< 0x00000400 */
|
#define SDMMC_CLKCR_BYPASS_Msk (0x1U << SDMMC_CLKCR_BYPASS_Pos) /*!< 0x00000400 */
|
||||||
#define SDMMC_CLKCR_BYPASS SDMMC_CLKCR_BYPASS_Msk /*!<Clock divider bypass enable bit */
|
#define SDMMC_CLKCR_BYPASS SDMMC_CLKCR_BYPASS_Msk /*!<Clock divider bypass enable bit */
|
||||||
#define SDMMC_CLKCR_WIDBUS_Pos (11U)
|
|
||||||
#define SDMMC_CLKCR_WIDBUS_Msk (0x3U << SDMMC_CLKCR_WIDBUS_Pos) /*!< 0x00001800 */
|
#define SDMMC_CLKCR_WIDBUS_Pos (11U)
|
||||||
#define SDMMC_CLKCR_WIDBUS SDMMC_CLKCR_WIDBUS_Msk /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
|
#define SDMMC_CLKCR_WIDBUS_Msk (0x3U << SDMMC_CLKCR_WIDBUS_Pos) /*!< 0x00001800 */
|
||||||
#define SDMMC_CLKCR_WIDBUS_0 (0x1U << SDMMC_CLKCR_WIDBUS_Pos) /*!< 0x00000800 */
|
#define SDMMC_CLKCR_WIDBUS SDMMC_CLKCR_WIDBUS_Msk /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
|
||||||
#define SDMMC_CLKCR_WIDBUS_1 (0x2U << SDMMC_CLKCR_WIDBUS_Pos) /*!< 0x00001000 */
|
#define SDMMC_CLKCR_WIDBUS_0 (0x1U << SDMMC_CLKCR_WIDBUS_Pos) /*!< 0x00000800 */
|
||||||
#define SDMMC_CLKCR_NEGEDGE_Pos (13U)
|
#define SDMMC_CLKCR_WIDBUS_1 (0x2U << SDMMC_CLKCR_WIDBUS_Pos) /*!< 0x00001000 */
|
||||||
#define SDMMC_CLKCR_NEGEDGE_Msk (0x1U << SDMMC_CLKCR_NEGEDGE_Pos) /*!< 0x00002000 */
|
|
||||||
#define SDMMC_CLKCR_NEGEDGE SDMMC_CLKCR_NEGEDGE_Msk /*!<SDMMC_CK dephasing selection bit */
|
#define SDMMC_CLKCR_NEGEDGE_Pos (13U)
|
||||||
#define SDMMC_CLKCR_HWFC_EN_Pos (14U)
|
#define SDMMC_CLKCR_NEGEDGE_Msk (0x1U << SDMMC_CLKCR_NEGEDGE_Pos) /*!< 0x00002000 */
|
||||||
#define SDMMC_CLKCR_HWFC_EN_Msk (0x1U << SDMMC_CLKCR_HWFC_EN_Pos) /*!< 0x00004000 */
|
#define SDMMC_CLKCR_NEGEDGE SDMMC_CLKCR_NEGEDGE_Msk /*!<SDMMC_CK dephasing selection bit */
|
||||||
#define SDMMC_CLKCR_HWFC_EN SDMMC_CLKCR_HWFC_EN_Msk /*!<HW Flow Control enable */
|
#define SDMMC_CLKCR_HWFC_EN_Pos (14U)
|
||||||
|
#define SDMMC_CLKCR_HWFC_EN_Msk (0x1U << SDMMC_CLKCR_HWFC_EN_Pos) /*!< 0x00004000 */
|
||||||
|
#define SDMMC_CLKCR_HWFC_EN SDMMC_CLKCR_HWFC_EN_Msk /*!<HW Flow Control enable */
|
||||||
|
|
||||||
/******************* Bit definition for SDMMC_ARG register *******************/
|
/******************* Bit definition for SDMMC_ARG register *******************/
|
||||||
#define SDMMC_ARG_CMDARG_Pos (0U)
|
#define SDMMC_ARG_CMDARG_Pos (0U)
|
||||||
#define SDMMC_ARG_CMDARG_Msk (0xFFFFFFFFU << SDMMC_ARG_CMDARG_Pos) /*!< 0xFFFFFFFF */
|
#define SDMMC_ARG_CMDARG_Msk (0xFFFFFFFFU << SDMMC_ARG_CMDARG_Pos) /*!< 0xFFFFFFFF */
|
||||||
#define SDMMC_ARG_CMDARG SDMMC_ARG_CMDARG_Msk /*!<Command argument */
|
#define SDMMC_ARG_CMDARG SDMMC_ARG_CMDARG_Msk /*!<Command argument */
|
||||||
|
|
||||||
/******************* Bit definition for SDMMC_CMD register *******************/
|
/******************* Bit definition for SDMMC_CMD register *******************/
|
||||||
#define SDMMC_CMD_CMDINDEX_Pos (0U)
|
#define SDMMC_CMD_CMDINDEX_Pos (0U)
|
||||||
#define SDMMC_CMD_CMDINDEX_Msk (0x3FU << SDMMC_CMD_CMDINDEX_Pos) /*!< 0x0000003F */
|
#define SDMMC_CMD_CMDINDEX_Msk (0x3FU << SDMMC_CMD_CMDINDEX_Pos) /*!< 0x0000003F */
|
||||||
#define SDMMC_CMD_CMDINDEX SDMMC_CMD_CMDINDEX_Msk /*!<Command Index */
|
#define SDMMC_CMD_CMDINDEX SDMMC_CMD_CMDINDEX_Msk /*!<Command Index */
|
||||||
#define SDMMC_CMD_WAITRESP_Pos (6U)
|
|
||||||
#define SDMMC_CMD_WAITRESP_Msk (0x3U << SDMMC_CMD_WAITRESP_Pos) /*!< 0x000000C0 */
|
#define SDMMC_CMD_WAITRESP_Pos (6U)
|
||||||
#define SDMMC_CMD_WAITRESP SDMMC_CMD_WAITRESP_Msk /*!<WAITRESP[1:0] bits (Wait for response bits) */
|
#define SDMMC_CMD_WAITRESP_Msk (0x3U << SDMMC_CMD_WAITRESP_Pos) /*!< 0x000000C0 */
|
||||||
#define SDMMC_CMD_WAITRESP_0 (0x1U << SDMMC_CMD_WAITRESP_Pos) /*!< 0x00000040 */
|
#define SDMMC_CMD_WAITRESP SDMMC_CMD_WAITRESP_Msk /*!<WAITRESP[1:0] bits (Wait for response bits) */
|
||||||
#define SDMMC_CMD_WAITRESP_1 (0x2U << SDMMC_CMD_WAITRESP_Pos) /*!< 0x00000080 */
|
#define SDMMC_CMD_WAITRESP_0 (0x1U << SDMMC_CMD_WAITRESP_Pos) /*!< 0x00000040 */
|
||||||
#define SDMMC_CMD_WAITINT_Pos (8U)
|
#define SDMMC_CMD_WAITRESP_1 (0x2U << SDMMC_CMD_WAITRESP_Pos) /*!< 0x00000080 */
|
||||||
#define SDMMC_CMD_WAITINT_Msk (0x1U << SDMMC_CMD_WAITINT_Pos) /*!< 0x00000100 */
|
|
||||||
#define SDMMC_CMD_WAITINT SDMMC_CMD_WAITINT_Msk /*!<CPSM Waits for Interrupt Request */
|
#define SDMMC_CMD_WAITINT_Pos (8U)
|
||||||
#define SDMMC_CMD_WAITPEND_Pos (9U)
|
#define SDMMC_CMD_WAITINT_Msk (0x1U << SDMMC_CMD_WAITINT_Pos) /*!< 0x00000100 */
|
||||||
#define SDMMC_CMD_WAITPEND_Msk (0x1U << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
|
#define SDMMC_CMD_WAITINT SDMMC_CMD_WAITINT_Msk /*!<CPSM Waits for Interrupt Request */
|
||||||
#define SDMMC_CMD_WAITPEND SDMMC_CMD_WAITPEND_Msk /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
|
#define SDMMC_CMD_WAITPEND_Pos (9U)
|
||||||
#define SDMMC_CMD_CPSMEN_Pos (10U)
|
#define SDMMC_CMD_WAITPEND_Msk (0x1U << SDMMC_CMD_WAITPEND_Pos) /*!< 0x00000200 */
|
||||||
#define SDMMC_CMD_CPSMEN_Msk (0x1U << SDMMC_CMD_CPSMEN_Pos) /*!< 0x00000400 */
|
#define SDMMC_CMD_WAITPEND SDMMC_CMD_WAITPEND_Msk /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
|
||||||
#define SDMMC_CMD_CPSMEN SDMMC_CMD_CPSMEN_Msk /*!<Command path state machine (CPSM) Enable bit */
|
#define SDMMC_CMD_CPSMEN_Pos (10U)
|
||||||
#define SDMMC_CMD_SDIOSUSPEND_Pos (11U)
|
#define SDMMC_CMD_CPSMEN_Msk (0x1U << SDMMC_CMD_CPSMEN_Pos) /*!< 0x00000400 */
|
||||||
#define SDMMC_CMD_SDIOSUSPEND_Msk (0x1U << SDMMC_CMD_SDIOSUSPEND_Pos) /*!< 0x00000800 */
|
#define SDMMC_CMD_CPSMEN SDMMC_CMD_CPSMEN_Msk /*!<Command path state machine (CPSM) Enable bit */
|
||||||
#define SDMMC_CMD_SDIOSUSPEND SDMMC_CMD_SDIOSUSPEND_Msk /*!<SD I/O suspend command */
|
#define SDMMC_CMD_SDIOSUSPEND_Pos (11U)
|
||||||
|
#define SDMMC_CMD_SDIOSUSPEND_Msk (0x1U << SDMMC_CMD_SDIOSUSPEND_Pos) /*!< 0x00000800 */
|
||||||
|
#define SDMMC_CMD_SDIOSUSPEND SDMMC_CMD_SDIOSUSPEND_Msk /*!<SD I/O suspend command */
|
||||||
|
|
||||||
/***************** Bit definition for SDMMC_RESPCMD register *****************/
|
/***************** Bit definition for SDMMC_RESPCMD register *****************/
|
||||||
#define SDMMC_RESPCMD_RESPCMD_Pos (0U)
|
#define SDMMC_RESPCMD_RESPCMD_Pos (0U)
|
||||||
#define SDMMC_RESPCMD_RESPCMD_Msk (0x3FU << SDMMC_RESPCMD_RESPCMD_Pos) /*!< 0x0000003F */
|
#define SDMMC_RESPCMD_RESPCMD_Msk (0x3FU << SDMMC_RESPCMD_RESPCMD_Pos) /*!< 0x0000003F */
|
||||||
#define SDMMC_RESPCMD_RESPCMD SDMMC_RESPCMD_RESPCMD_Msk /*!<Response command index */
|
#define SDMMC_RESPCMD_RESPCMD SDMMC_RESPCMD_RESPCMD_Msk /*!<Response command index */
|
||||||
|
|
||||||
/****************** Bit definition for SDMMC_RESP1 register ******************/
|
/****************** Bit definition for SDMMC_RESP1 register ******************/
|
||||||
#define SDMMC_RESP1_CARDSTATUS1_Pos (0U)
|
#define SDMMC_RESP1_CARDSTATUS1_Pos (0U)
|
||||||
#define SDMMC_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFU << SDMMC_RESP1_CARDSTATUS1_Pos) /*!< 0xFFFFFFFF */
|
#define SDMMC_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFU << SDMMC_RESP1_CARDSTATUS1_Pos) /*!< 0xFFFFFFFF */
|
||||||
#define SDMMC_RESP1_CARDSTATUS1 SDMMC_RESP1_CARDSTATUS1_Msk /*!<Card Status */
|
#define SDMMC_RESP1_CARDSTATUS1 SDMMC_RESP1_CARDSTATUS1_Msk /*!<Card Status */
|
||||||
|
|
||||||
/****************** Bit definition for SDMMC_RESP2 register ******************/
|
/****************** Bit definition for SDMMC_RESP2 register ******************/
|
||||||
#define SDMMC_RESP2_CARDSTATUS2_Pos (0U)
|
#define SDMMC_RESP2_CARDSTATUS2_Pos (0U)
|
||||||
#define SDMMC_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFU << SDMMC_RESP2_CARDSTATUS2_Pos) /*!< 0xFFFFFFFF */
|
#define SDMMC_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFU << SDMMC_RESP2_CARDSTATUS2_Pos) /*!< 0xFFFFFFFF */
|
||||||
#define SDMMC_RESP2_CARDSTATUS2 SDMMC_RESP2_CARDSTATUS2_Msk /*!<Card Status */
|
#define SDMMC_RESP2_CARDSTATUS2 SDMMC_RESP2_CARDSTATUS2_Msk /*!<Card Status */
|
||||||
|
|
||||||
/****************** Bit definition for SDMMC_RESP3 register ******************/
|
/****************** Bit definition for SDMMC_RESP3 register ******************/
|
||||||
#define SDMMC_RESP3_CARDSTATUS3_Pos (0U)
|
#define SDMMC_RESP3_CARDSTATUS3_Pos (0U)
|
||||||
#define SDMMC_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFU << SDMMC_RESP3_CARDSTATUS3_Pos) /*!< 0xFFFFFFFF */
|
#define SDMMC_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFU << SDMMC_RESP3_CARDSTATUS3_Pos) /*!< 0xFFFFFFFF */
|
||||||
#define SDMMC_RESP3_CARDSTATUS3 SDMMC_RESP3_CARDSTATUS3_Msk /*!<Card Status */
|
#define SDMMC_RESP3_CARDSTATUS3 SDMMC_RESP3_CARDSTATUS3_Msk /*!<Card Status */
|
||||||
|
|
||||||
/****************** Bit definition for SDMMC_RESP4 register ******************/
|
/****************** Bit definition for SDMMC_RESP4 register ******************/
|
||||||
#define SDMMC_RESP4_CARDSTATUS4_Pos (0U)
|
#define SDMMC_RESP4_CARDSTATUS4_Pos (0U)
|
||||||
#define SDMMC_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFU << SDMMC_RESP4_CARDSTATUS4_Pos) /*!< 0xFFFFFFFF */
|
#define SDMMC_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFU << SDMMC_RESP4_CARDSTATUS4_Pos) /*!< 0xFFFFFFFF */
|
||||||
#define SDMMC_RESP4_CARDSTATUS4 SDMMC_RESP4_CARDSTATUS4_Msk /*!<Card Status */
|
#define SDMMC_RESP4_CARDSTATUS4 SDMMC_RESP4_CARDSTATUS4_Msk /*!<Card Status */
|
||||||
|
|
||||||
/****************** Bit definition for SDMMC_DTIMER register *****************/
|
/****************** Bit definition for SDMMC_DTIMER register *****************/
|
||||||
#define SDMMC_DTIMER_DATATIME_Pos (0U)
|
#define SDMMC_DTIMER_DATATIME_Pos (0U)
|
||||||
#define SDMMC_DTIMER_DATATIME_Msk (0xFFFFFFFFU << SDMMC_DTIMER_DATATIME_Pos) /*!< 0xFFFFFFFF */
|
#define SDMMC_DTIMER_DATATIME_Msk (0xFFFFFFFFU << SDMMC_DTIMER_DATATIME_Pos) /*!< 0xFFFFFFFF */
|
||||||
#define SDMMC_DTIMER_DATATIME SDMMC_DTIMER_DATATIME_Msk /*!<Data timeout period. */
|
#define SDMMC_DTIMER_DATATIME SDMMC_DTIMER_DATATIME_Msk /*!<Data timeout period. */
|
||||||
|
|
||||||
/****************** Bit definition for SDMMC_DLEN register *******************/
|
/****************** Bit definition for SDMMC_DLEN register *******************/
|
||||||
#define SDMMC_DLEN_DATALENGTH_Pos (0U)
|
#define SDMMC_DLEN_DATALENGTH_Pos (0U)
|
||||||
#define SDMMC_DLEN_DATALENGTH_Msk (0x1FFFFFFU << SDMMC_DLEN_DATALENGTH_Pos) /*!< 0x01FFFFFF */
|
#define SDMMC_DLEN_DATALENGTH_Msk (0x1FFFFFFU << SDMMC_DLEN_DATALENGTH_Pos) /*!< 0x01FFFFFF */
|
||||||
#define SDMMC_DLEN_DATALENGTH SDMMC_DLEN_DATALENGTH_Msk /*!<Data length value */
|
#define SDMMC_DLEN_DATALENGTH SDMMC_DLEN_DATALENGTH_Msk /*!<Data length value */
|
||||||
|
|
||||||
/****************** Bit definition for SDMMC_DCTRL register ******************/
|
/****************** Bit definition for SDMMC_DCTRL register ******************/
|
||||||
#define SDMMC_DCTRL_DTEN_Pos (0U)
|
#define SDMMC_DCTRL_DTEN_Pos (0U)
|
||||||
#define SDMMC_DCTRL_DTEN_Msk (0x1U << SDMMC_DCTRL_DTEN_Pos) /*!< 0x00000001 */
|
#define SDMMC_DCTRL_DTEN_Msk (0x1U << SDMMC_DCTRL_DTEN_Pos) /*!< 0x00000001 */
|
||||||
#define SDMMC_DCTRL_DTEN SDMMC_DCTRL_DTEN_Msk /*!<Data transfer enabled bit */
|
#define SDMMC_DCTRL_DTEN SDMMC_DCTRL_DTEN_Msk /*!<Data transfer enabled bit */
|
||||||
#define SDMMC_DCTRL_DTDIR_Pos (1U)
|
#define SDMMC_DCTRL_DTDIR_Pos (1U)
|
||||||
#define SDMMC_DCTRL_DTDIR_Msk (0x1U << SDMMC_DCTRL_DTDIR_Pos) /*!< 0x00000002 */
|
#define SDMMC_DCTRL_DTDIR_Msk (0x1U << SDMMC_DCTRL_DTDIR_Pos) /*!< 0x00000002 */
|
||||||
#define SDMMC_DCTRL_DTDIR SDMMC_DCTRL_DTDIR_Msk /*!<Data transfer direction selection */
|
#define SDMMC_DCTRL_DTDIR SDMMC_DCTRL_DTDIR_Msk /*!<Data transfer direction selection */
|
||||||
#define SDMMC_DCTRL_DTMODE_Pos (2U)
|
#define SDMMC_DCTRL_DTMODE_Pos (2U)
|
||||||
#define SDMMC_DCTRL_DTMODE_Msk (0x1U << SDMMC_DCTRL_DTMODE_Pos) /*!< 0x00000004 */
|
#define SDMMC_DCTRL_DTMODE_Msk (0x1U << SDMMC_DCTRL_DTMODE_Pos) /*!< 0x00000004 */
|
||||||
#define SDMMC_DCTRL_DTMODE SDMMC_DCTRL_DTMODE_Msk /*!<Data transfer mode selection */
|
#define SDMMC_DCTRL_DTMODE SDMMC_DCTRL_DTMODE_Msk /*!<Data transfer mode selection */
|
||||||
#define SDMMC_DCTRL_DMAEN_Pos (3U)
|
#define SDMMC_DCTRL_DMAEN_Pos (3U)
|
||||||
#define SDMMC_DCTRL_DMAEN_Msk (0x1U << SDMMC_DCTRL_DMAEN_Pos) /*!< 0x00000008 */
|
#define SDMMC_DCTRL_DMAEN_Msk (0x1U << SDMMC_DCTRL_DMAEN_Pos) /*!< 0x00000008 */
|
||||||
#define SDMMC_DCTRL_DMAEN SDMMC_DCTRL_DMAEN_Msk /*!<DMA enabled bit */
|
#define SDMMC_DCTRL_DMAEN SDMMC_DCTRL_DMAEN_Msk /*!<DMA enabled bit */
|
||||||
#define SDMMC_DCTRL_DBLOCKSIZE_Pos (4U)
|
|
||||||
#define SDMMC_DCTRL_DBLOCKSIZE_Msk (0xFU << SDMMC_DCTRL_DBLOCKSIZE_Pos) /*!< 0x000000F0 */
|
#define SDMMC_DCTRL_DBLOCKSIZE_Pos (4U)
|
||||||
#define SDMMC_DCTRL_DBLOCKSIZE SDMMC_DCTRL_DBLOCKSIZE_Msk /*!<DBLOCKSIZE[3:0] bits (Data block size) */
|
#define SDMMC_DCTRL_DBLOCKSIZE_Msk (0xFU << SDMMC_DCTRL_DBLOCKSIZE_Pos) /*!< 0x000000F0 */
|
||||||
#define SDMMC_DCTRL_DBLOCKSIZE_0 (0x1U << SDMMC_DCTRL_DBLOCKSIZE_Pos) /*!< 0x00000010 */
|
#define SDMMC_DCTRL_DBLOCKSIZE SDMMC_DCTRL_DBLOCKSIZE_Msk /*!<DBLOCKSIZE[3:0] bits (Data block size) */
|
||||||
#define SDMMC_DCTRL_DBLOCKSIZE_1 (0x2U << SDMMC_DCTRL_DBLOCKSIZE_Pos) /*!< 0x00000020 */
|
#define SDMMC_DCTRL_DBLOCKSIZE_0 (0x1U << SDMMC_DCTRL_DBLOCKSIZE_Pos) /*!< 0x00000010 */
|
||||||
#define SDMMC_DCTRL_DBLOCKSIZE_2 (0x4U << SDMMC_DCTRL_DBLOCKSIZE_Pos) /*!< 0x00000040 */
|
#define SDMMC_DCTRL_DBLOCKSIZE_1 (0x2U << SDMMC_DCTRL_DBLOCKSIZE_Pos) /*!< 0x00000020 */
|
||||||
#define SDMMC_DCTRL_DBLOCKSIZE_3 (0x8U << SDMMC_DCTRL_DBLOCKSIZE_Pos) /*!< 0x00000080 */
|
#define SDMMC_DCTRL_DBLOCKSIZE_2 (0x4U << SDMMC_DCTRL_DBLOCKSIZE_Pos) /*!< 0x00000040 */
|
||||||
#define SDMMC_DCTRL_RWSTART_Pos (8U)
|
#define SDMMC_DCTRL_DBLOCKSIZE_3 (0x8U << SDMMC_DCTRL_DBLOCKSIZE_Pos) /*!< 0x00000080 */
|
||||||
#define SDMMC_DCTRL_RWSTART_Msk (0x1U << SDMMC_DCTRL_RWSTART_Pos) /*!< 0x00000100 */
|
|
||||||
#define SDMMC_DCTRL_RWSTART SDMMC_DCTRL_RWSTART_Msk /*!<Read wait start */
|
#define SDMMC_DCTRL_RWSTART_Pos (8U)
|
||||||
#define SDMMC_DCTRL_RWSTOP_Pos (9U)
|
#define SDMMC_DCTRL_RWSTART_Msk (0x1U << SDMMC_DCTRL_RWSTART_Pos) /*!< 0x00000100 */
|
||||||
#define SDMMC_DCTRL_RWSTOP_Msk (0x1U << SDMMC_DCTRL_RWSTOP_Pos) /*!< 0x00000200 */
|
#define SDMMC_DCTRL_RWSTART SDMMC_DCTRL_RWSTART_Msk /*!<Read wait start */
|
||||||
#define SDMMC_DCTRL_RWSTOP SDMMC_DCTRL_RWSTOP_Msk /*!<Read wait stop */
|
#define SDMMC_DCTRL_RWSTOP_Pos (9U)
|
||||||
#define SDMMC_DCTRL_RWMOD_Pos (10U)
|
#define SDMMC_DCTRL_RWSTOP_Msk (0x1U << SDMMC_DCTRL_RWSTOP_Pos) /*!< 0x00000200 */
|
||||||
#define SDMMC_DCTRL_RWMOD_Msk (0x1U << SDMMC_DCTRL_RWMOD_Pos) /*!< 0x00000400 */
|
#define SDMMC_DCTRL_RWSTOP SDMMC_DCTRL_RWSTOP_Msk /*!<Read wait stop */
|
||||||
#define SDMMC_DCTRL_RWMOD SDMMC_DCTRL_RWMOD_Msk /*!<Read wait mode */
|
#define SDMMC_DCTRL_RWMOD_Pos (10U)
|
||||||
#define SDMMC_DCTRL_SDIOEN_Pos (11U)
|
#define SDMMC_DCTRL_RWMOD_Msk (0x1U << SDMMC_DCTRL_RWMOD_Pos) /*!< 0x00000400 */
|
||||||
#define SDMMC_DCTRL_SDIOEN_Msk (0x1U << SDMMC_DCTRL_SDIOEN_Pos) /*!< 0x00000800 */
|
#define SDMMC_DCTRL_RWMOD SDMMC_DCTRL_RWMOD_Msk /*!<Read wait mode */
|
||||||
#define SDMMC_DCTRL_SDIOEN SDMMC_DCTRL_SDIOEN_Msk /*!<SD I/O enable functions */
|
#define SDMMC_DCTRL_SDIOEN_Pos (11U)
|
||||||
|
#define SDMMC_DCTRL_SDIOEN_Msk (0x1U << SDMMC_DCTRL_SDIOEN_Pos) /*!< 0x00000800 */
|
||||||
|
#define SDMMC_DCTRL_SDIOEN SDMMC_DCTRL_SDIOEN_Msk /*!<SD I/O enable functions */
|
||||||
|
|
||||||
/****************** Bit definition for SDMMC_DCOUNT register *****************/
|
/****************** Bit definition for SDMMC_DCOUNT register *****************/
|
||||||
#define SDMMC_DCOUNT_DATACOUNT_Pos (0U)
|
#define SDMMC_DCOUNT_DATACOUNT_Pos (0U)
|
||||||
#define SDMMC_DCOUNT_DATACOUNT_Msk (0x1FFFFFFU << SDMMC_DCOUNT_DATACOUNT_Pos) /*!< 0x01FFFFFF */
|
#define SDMMC_DCOUNT_DATACOUNT_Msk (0x1FFFFFFU << SDMMC_DCOUNT_DATACOUNT_Pos) /*!< 0x01FFFFFF */
|
||||||
#define SDMMC_DCOUNT_DATACOUNT SDMMC_DCOUNT_DATACOUNT_Msk /*!<Data count value */
|
#define SDMMC_DCOUNT_DATACOUNT SDMMC_DCOUNT_DATACOUNT_Msk /*!<Data count value */
|
||||||
|
|
||||||
/****************** Bit definition for SDMMC_STA register ********************/
|
/****************** Bit definition for SDMMC_STA register ********************/
|
||||||
#define SDMMC_STA_CCRCFAIL_Pos (0U)
|
#define SDMMC_STA_CCRCFAIL_Pos (0U)
|
||||||
#define SDMMC_STA_CCRCFAIL_Msk (0x1U << SDMMC_STA_CCRCFAIL_Pos) /*!< 0x00000001 */
|
#define SDMMC_STA_CCRCFAIL_Msk (0x1U << SDMMC_STA_CCRCFAIL_Pos) /*!< 0x00000001 */
|
||||||
#define SDMMC_STA_CCRCFAIL SDMMC_STA_CCRCFAIL_Msk /*!<Command response received (CRC check failed) */
|
#define SDMMC_STA_CCRCFAIL SDMMC_STA_CCRCFAIL_Msk /*!<Command response received (CRC check failed) */
|
||||||
#define SDMMC_STA_DCRCFAIL_Pos (1U)
|
#define SDMMC_STA_DCRCFAIL_Pos (1U)
|
||||||
#define SDMMC_STA_DCRCFAIL_Msk (0x1U << SDMMC_STA_DCRCFAIL_Pos) /*!< 0x00000002 */
|
#define SDMMC_STA_DCRCFAIL_Msk (0x1U << SDMMC_STA_DCRCFAIL_Pos) /*!< 0x00000002 */
|
||||||
#define SDMMC_STA_DCRCFAIL SDMMC_STA_DCRCFAIL_Msk /*!<Data block sent/received (CRC check failed) */
|
#define SDMMC_STA_DCRCFAIL SDMMC_STA_DCRCFAIL_Msk /*!<Data block sent/received (CRC check failed) */
|
||||||
#define SDMMC_STA_CTIMEOUT_Pos (2U)
|
#define SDMMC_STA_CTIMEOUT_Pos (2U)
|
||||||
#define SDMMC_STA_CTIMEOUT_Msk (0x1U << SDMMC_STA_CTIMEOUT_Pos) /*!< 0x00000004 */
|
#define SDMMC_STA_CTIMEOUT_Msk (0x1U << SDMMC_STA_CTIMEOUT_Pos) /*!< 0x00000004 */
|
||||||
#define SDMMC_STA_CTIMEOUT SDMMC_STA_CTIMEOUT_Msk /*!<Command response timeout */
|
#define SDMMC_STA_CTIMEOUT SDMMC_STA_CTIMEOUT_Msk /*!<Command response timeout */
|
||||||
#define SDMMC_STA_DTIMEOUT_Pos (3U)
|
#define SDMMC_STA_DTIMEOUT_Pos (3U)
|
||||||
#define SDMMC_STA_DTIMEOUT_Msk (0x1U << SDMMC_STA_DTIMEOUT_Pos) /*!< 0x00000008 */
|
#define SDMMC_STA_DTIMEOUT_Msk (0x1U << SDMMC_STA_DTIMEOUT_Pos) /*!< 0x00000008 */
|
||||||
#define SDMMC_STA_DTIMEOUT SDMMC_STA_DTIMEOUT_Msk /*!<Data timeout */
|
#define SDMMC_STA_DTIMEOUT SDMMC_STA_DTIMEOUT_Msk /*!<Data timeout */
|
||||||
#define SDMMC_STA_TXUNDERR_Pos (4U)
|
#define SDMMC_STA_TXUNDERR_Pos (4U)
|
||||||
#define SDMMC_STA_TXUNDERR_Msk (0x1U << SDMMC_STA_TXUNDERR_Pos) /*!< 0x00000010 */
|
#define SDMMC_STA_TXUNDERR_Msk (0x1U << SDMMC_STA_TXUNDERR_Pos) /*!< 0x00000010 */
|
||||||
#define SDMMC_STA_TXUNDERR SDMMC_STA_TXUNDERR_Msk /*!<Transmit FIFO underrun error */
|
#define SDMMC_STA_TXUNDERR SDMMC_STA_TXUNDERR_Msk /*!<Transmit FIFO underrun error */
|
||||||
#define SDMMC_STA_RXOVERR_Pos (5U)
|
#define SDMMC_STA_RXOVERR_Pos (5U)
|
||||||
#define SDMMC_STA_RXOVERR_Msk (0x1U << SDMMC_STA_RXOVERR_Pos) /*!< 0x00000020 */
|
#define SDMMC_STA_RXOVERR_Msk (0x1U << SDMMC_STA_RXOVERR_Pos) /*!< 0x00000020 */
|
||||||
#define SDMMC_STA_RXOVERR SDMMC_STA_RXOVERR_Msk /*!<Received FIFO overrun error */
|
#define SDMMC_STA_RXOVERR SDMMC_STA_RXOVERR_Msk /*!<Received FIFO overrun error */
|
||||||
#define SDMMC_STA_CMDREND_Pos (6U)
|
#define SDMMC_STA_CMDREND_Pos (6U)
|
||||||
#define SDMMC_STA_CMDREND_Msk (0x1U << SDMMC_STA_CMDREND_Pos) /*!< 0x00000040 */
|
#define SDMMC_STA_CMDREND_Msk (0x1U << SDMMC_STA_CMDREND_Pos) /*!< 0x00000040 */
|
||||||
#define SDMMC_STA_CMDREND SDMMC_STA_CMDREND_Msk /*!<Command response received (CRC check passed) */
|
#define SDMMC_STA_CMDREND SDMMC_STA_CMDREND_Msk /*!<Command response received (CRC check passed) */
|
||||||
#define SDMMC_STA_CMDSENT_Pos (7U)
|
#define SDMMC_STA_CMDSENT_Pos (7U)
|
||||||
#define SDMMC_STA_CMDSENT_Msk (0x1U << SDMMC_STA_CMDSENT_Pos) /*!< 0x00000080 */
|
#define SDMMC_STA_CMDSENT_Msk (0x1U << SDMMC_STA_CMDSENT_Pos) /*!< 0x00000080 */
|
||||||
#define SDMMC_STA_CMDSENT SDMMC_STA_CMDSENT_Msk /*!<Command sent (no response required) */
|
#define SDMMC_STA_CMDSENT SDMMC_STA_CMDSENT_Msk /*!<Command sent (no response required) */
|
||||||
#define SDMMC_STA_DATAEND_Pos (8U)
|
#define SDMMC_STA_DATAEND_Pos (8U)
|
||||||
#define SDMMC_STA_DATAEND_Msk (0x1U << SDMMC_STA_DATAEND_Pos) /*!< 0x00000100 */
|
#define SDMMC_STA_DATAEND_Msk (0x1U << SDMMC_STA_DATAEND_Pos) /*!< 0x00000100 */
|
||||||
#define SDMMC_STA_DATAEND SDMMC_STA_DATAEND_Msk /*!<Data end (data counter, SDIDCOUNT, is zero) */
|
#define SDMMC_STA_DATAEND SDMMC_STA_DATAEND_Msk /*!<Data end (data counter, SDIDCOUNT, is zero) */
|
||||||
#define SDMMC_STA_STBITERR_Pos (9U)
|
#define SDMMC_STA_STBITERR_Pos (9U)
|
||||||
#define SDMMC_STA_STBITERR_Msk (0x1U << SDMMC_STA_STBITERR_Pos) /*!< 0x00000200 */
|
#define SDMMC_STA_STBITERR_Msk (0x1U << SDMMC_STA_STBITERR_Pos) /*!< 0x00000200 */
|
||||||
#define SDMMC_STA_STBITERR SDMMC_STA_STBITERR_Msk /*!<Start bit not detected on all data signals in wide bus mode */
|
#define SDMMC_STA_STBITERR SDMMC_STA_STBITERR_Msk /*!<Start bit not detected on all data signals in wide bus mode */
|
||||||
#define SDMMC_STA_DBCKEND_Pos (10U)
|
#define SDMMC_STA_DBCKEND_Pos (10U)
|
||||||
#define SDMMC_STA_DBCKEND_Msk (0x1U << SDMMC_STA_DBCKEND_Pos) /*!< 0x00000400 */
|
#define SDMMC_STA_DBCKEND_Msk (0x1U << SDMMC_STA_DBCKEND_Pos) /*!< 0x00000400 */
|
||||||
#define SDMMC_STA_DBCKEND SDMMC_STA_DBCKEND_Msk /*!<Data block sent/received (CRC check passed) */
|
#define SDMMC_STA_DBCKEND SDMMC_STA_DBCKEND_Msk /*!<Data block sent/received (CRC check passed) */
|
||||||
#define SDMMC_STA_CMDACT_Pos (11U)
|
#define SDMMC_STA_CMDACT_Pos (11U)
|
||||||
#define SDMMC_STA_CMDACT_Msk (0x1U << SDMMC_STA_CMDACT_Pos) /*!< 0x00000800 */
|
#define SDMMC_STA_CMDACT_Msk (0x1U << SDMMC_STA_CMDACT_Pos) /*!< 0x00000800 */
|
||||||
#define SDMMC_STA_CMDACT SDMMC_STA_CMDACT_Msk /*!<Command transfer in progress */
|
#define SDMMC_STA_CMDACT SDMMC_STA_CMDACT_Msk /*!<Command transfer in progress */
|
||||||
#define SDMMC_STA_TXACT_Pos (12U)
|
#define SDMMC_STA_TXACT_Pos (12U)
|
||||||
#define SDMMC_STA_TXACT_Msk (0x1U << SDMMC_STA_TXACT_Pos) /*!< 0x00001000 */
|
#define SDMMC_STA_TXACT_Msk (0x1U << SDMMC_STA_TXACT_Pos) /*!< 0x00001000 */
|
||||||
#define SDMMC_STA_TXACT SDMMC_STA_TXACT_Msk /*!<Data transmit in progress */
|
#define SDMMC_STA_TXACT SDMMC_STA_TXACT_Msk /*!<Data transmit in progress */
|
||||||
#define SDMMC_STA_RXACT_Pos (13U)
|
#define SDMMC_STA_RXACT_Pos (13U)
|
||||||
#define SDMMC_STA_RXACT_Msk (0x1U << SDMMC_STA_RXACT_Pos) /*!< 0x00002000 */
|
#define SDMMC_STA_RXACT_Msk (0x1U << SDMMC_STA_RXACT_Pos) /*!< 0x00002000 */
|
||||||
#define SDMMC_STA_RXACT SDMMC_STA_RXACT_Msk /*!<Data receive in progress */
|
#define SDMMC_STA_RXACT SDMMC_STA_RXACT_Msk /*!<Data receive in progress */
|
||||||
#define SDMMC_STA_TXFIFOHE_Pos (14U)
|
#define SDMMC_STA_TXFIFOHE_Pos (14U)
|
||||||
#define SDMMC_STA_TXFIFOHE_Msk (0x1U << SDMMC_STA_TXFIFOHE_Pos) /*!< 0x00004000 */
|
#define SDMMC_STA_TXFIFOHE_Msk (0x1U << SDMMC_STA_TXFIFOHE_Pos) /*!< 0x00004000 */
|
||||||
#define SDMMC_STA_TXFIFOHE SDMMC_STA_TXFIFOHE_Msk /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
|
#define SDMMC_STA_TXFIFOHE SDMMC_STA_TXFIFOHE_Msk /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
|
||||||
#define SDMMC_STA_RXFIFOHF_Pos (15U)
|
#define SDMMC_STA_RXFIFOHF_Pos (15U)
|
||||||
#define SDMMC_STA_RXFIFOHF_Msk (0x1U << SDMMC_STA_RXFIFOHF_Pos) /*!< 0x00008000 */
|
#define SDMMC_STA_RXFIFOHF_Msk (0x1U << SDMMC_STA_RXFIFOHF_Pos) /*!< 0x00008000 */
|
||||||
#define SDMMC_STA_RXFIFOHF SDMMC_STA_RXFIFOHF_Msk /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
|
#define SDMMC_STA_RXFIFOHF SDMMC_STA_RXFIFOHF_Msk /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
|
||||||
#define SDMMC_STA_TXFIFOF_Pos (16U)
|
#define SDMMC_STA_TXFIFOF_Pos (16U)
|
||||||
#define SDMMC_STA_TXFIFOF_Msk (0x1U << SDMMC_STA_TXFIFOF_Pos) /*!< 0x00010000 */
|
#define SDMMC_STA_TXFIFOF_Msk (0x1U << SDMMC_STA_TXFIFOF_Pos) /*!< 0x00010000 */
|
||||||
#define SDMMC_STA_TXFIFOF SDMMC_STA_TXFIFOF_Msk /*!<Transmit FIFO full */
|
#define SDMMC_STA_TXFIFOF SDMMC_STA_TXFIFOF_Msk /*!<Transmit FIFO full */
|
||||||
#define SDMMC_STA_RXFIFOF_Pos (17U)
|
#define SDMMC_STA_RXFIFOF_Pos (17U)
|
||||||
#define SDMMC_STA_RXFIFOF_Msk (0x1U << SDMMC_STA_RXFIFOF_Pos) /*!< 0x00020000 */
|
#define SDMMC_STA_RXFIFOF_Msk (0x1U << SDMMC_STA_RXFIFOF_Pos) /*!< 0x00020000 */
|
||||||
#define SDMMC_STA_RXFIFOF SDMMC_STA_RXFIFOF_Msk /*!<Receive FIFO full */
|
#define SDMMC_STA_RXFIFOF SDMMC_STA_RXFIFOF_Msk /*!<Receive FIFO full */
|
||||||
#define SDMMC_STA_TXFIFOE_Pos (18U)
|
#define SDMMC_STA_TXFIFOE_Pos (18U)
|
||||||
#define SDMMC_STA_TXFIFOE_Msk (0x1U << SDMMC_STA_TXFIFOE_Pos) /*!< 0x00040000 */
|
#define SDMMC_STA_TXFIFOE_Msk (0x1U << SDMMC_STA_TXFIFOE_Pos) /*!< 0x00040000 */
|
||||||
#define SDMMC_STA_TXFIFOE SDMMC_STA_TXFIFOE_Msk /*!<Transmit FIFO empty */
|
#define SDMMC_STA_TXFIFOE SDMMC_STA_TXFIFOE_Msk /*!<Transmit FIFO empty */
|
||||||
#define SDMMC_STA_RXFIFOE_Pos (19U)
|
#define SDMMC_STA_RXFIFOE_Pos (19U)
|
||||||
#define SDMMC_STA_RXFIFOE_Msk (0x1U << SDMMC_STA_RXFIFOE_Pos) /*!< 0x00080000 */
|
#define SDMMC_STA_RXFIFOE_Msk (0x1U << SDMMC_STA_RXFIFOE_Pos) /*!< 0x00080000 */
|
||||||
#define SDMMC_STA_RXFIFOE SDMMC_STA_RXFIFOE_Msk /*!<Receive FIFO empty */
|
#define SDMMC_STA_RXFIFOE SDMMC_STA_RXFIFOE_Msk /*!<Receive FIFO empty */
|
||||||
#define SDMMC_STA_TXDAVL_Pos (20U)
|
#define SDMMC_STA_TXDAVL_Pos (20U)
|
||||||
#define SDMMC_STA_TXDAVL_Msk (0x1U << SDMMC_STA_TXDAVL_Pos) /*!< 0x00100000 */
|
#define SDMMC_STA_TXDAVL_Msk (0x1U << SDMMC_STA_TXDAVL_Pos) /*!< 0x00100000 */
|
||||||
#define SDMMC_STA_TXDAVL SDMMC_STA_TXDAVL_Msk /*!<Data available in transmit FIFO */
|
#define SDMMC_STA_TXDAVL SDMMC_STA_TXDAVL_Msk /*!<Data available in transmit FIFO */
|
||||||
#define SDMMC_STA_RXDAVL_Pos (21U)
|
#define SDMMC_STA_RXDAVL_Pos (21U)
|
||||||
#define SDMMC_STA_RXDAVL_Msk (0x1U << SDMMC_STA_RXDAVL_Pos) /*!< 0x00200000 */
|
#define SDMMC_STA_RXDAVL_Msk (0x1U << SDMMC_STA_RXDAVL_Pos) /*!< 0x00200000 */
|
||||||
#define SDMMC_STA_RXDAVL SDMMC_STA_RXDAVL_Msk /*!<Data available in receive FIFO */
|
#define SDMMC_STA_RXDAVL SDMMC_STA_RXDAVL_Msk /*!<Data available in receive FIFO */
|
||||||
#define SDMMC_STA_SDIOIT_Pos (22U)
|
#define SDMMC_STA_SDIOIT_Pos (22U)
|
||||||
#define SDMMC_STA_SDIOIT_Msk (0x1U << SDMMC_STA_SDIOIT_Pos) /*!< 0x00400000 */
|
#define SDMMC_STA_SDIOIT_Msk (0x1U << SDMMC_STA_SDIOIT_Pos) /*!< 0x00400000 */
|
||||||
#define SDMMC_STA_SDIOIT SDMMC_STA_SDIOIT_Msk /*!<SDIO interrupt received */
|
#define SDMMC_STA_SDIOIT SDMMC_STA_SDIOIT_Msk /*!<SDIO interrupt received */
|
||||||
|
|
||||||
/******************* Bit definition for SDMMC_ICR register *******************/
|
/******************* Bit definition for SDMMC_ICR register *******************/
|
||||||
#define SDMMC_ICR_CCRCFAILC_Pos (0U)
|
#define SDMMC_ICR_CCRCFAILC_Pos (0U)
|
||||||
#define SDMMC_ICR_CCRCFAILC_Msk (0x1U << SDMMC_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
|
#define SDMMC_ICR_CCRCFAILC_Msk (0x1U << SDMMC_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */
|
||||||
#define SDMMC_ICR_CCRCFAILC SDMMC_ICR_CCRCFAILC_Msk /*!<CCRCFAIL flag clear bit */
|
#define SDMMC_ICR_CCRCFAILC SDMMC_ICR_CCRCFAILC_Msk /*!<CCRCFAIL flag clear bit */
|
||||||
#define SDMMC_ICR_DCRCFAILC_Pos (1U)
|
#define SDMMC_ICR_DCRCFAILC_Pos (1U)
|
||||||
#define SDMMC_ICR_DCRCFAILC_Msk (0x1U << SDMMC_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
|
#define SDMMC_ICR_DCRCFAILC_Msk (0x1U << SDMMC_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */
|
||||||
#define SDMMC_ICR_DCRCFAILC SDMMC_ICR_DCRCFAILC_Msk /*!<DCRCFAIL flag clear bit */
|
#define SDMMC_ICR_DCRCFAILC SDMMC_ICR_DCRCFAILC_Msk /*!<DCRCFAIL flag clear bit */
|
||||||
#define SDMMC_ICR_CTIMEOUTC_Pos (2U)
|
#define SDMMC_ICR_CTIMEOUTC_Pos (2U)
|
||||||
#define SDMMC_ICR_CTIMEOUTC_Msk (0x1U << SDMMC_ICR_CTIMEOUTC_Pos) /*!< 0x00000004 */
|
#define SDMMC_ICR_CTIMEOUTC_Msk (0x1U << SDMMC_ICR_CTIMEOUTC_Pos) /*!< 0x00000004 */
|
||||||
#define SDMMC_ICR_CTIMEOUTC SDMMC_ICR_CTIMEOUTC_Msk /*!<CTIMEOUT flag clear bit */
|
#define SDMMC_ICR_CTIMEOUTC SDMMC_ICR_CTIMEOUTC_Msk /*!<CTIMEOUT flag clear bit */
|
||||||
#define SDMMC_ICR_DTIMEOUTC_Pos (3U)
|
#define SDMMC_ICR_DTIMEOUTC_Pos (3U)
|
||||||
#define SDMMC_ICR_DTIMEOUTC_Msk (0x1U << SDMMC_ICR_DTIMEOUTC_Pos) /*!< 0x00000008 */
|
#define SDMMC_ICR_DTIMEOUTC_Msk (0x1U << SDMMC_ICR_DTIMEOUTC_Pos) /*!< 0x00000008 */
|
||||||
#define SDMMC_ICR_DTIMEOUTC SDMMC_ICR_DTIMEOUTC_Msk /*!<DTIMEOUT flag clear bit */
|
#define SDMMC_ICR_DTIMEOUTC SDMMC_ICR_DTIMEOUTC_Msk /*!<DTIMEOUT flag clear bit */
|
||||||
#define SDMMC_ICR_TXUNDERRC_Pos (4U)
|
#define SDMMC_ICR_TXUNDERRC_Pos (4U)
|
||||||
#define SDMMC_ICR_TXUNDERRC_Msk (0x1U << SDMMC_ICR_TXUNDERRC_Pos) /*!< 0x00000010 */
|
#define SDMMC_ICR_TXUNDERRC_Msk (0x1U << SDMMC_ICR_TXUNDERRC_Pos) /*!< 0x00000010 */
|
||||||
#define SDMMC_ICR_TXUNDERRC SDMMC_ICR_TXUNDERRC_Msk /*!<TXUNDERR flag clear bit */
|
#define SDMMC_ICR_TXUNDERRC SDMMC_ICR_TXUNDERRC_Msk /*!<TXUNDERR flag clear bit */
|
||||||
#define SDMMC_ICR_RXOVERRC_Pos (5U)
|
#define SDMMC_ICR_RXOVERRC_Pos (5U)
|
||||||
#define SDMMC_ICR_RXOVERRC_Msk (0x1U << SDMMC_ICR_RXOVERRC_Pos) /*!< 0x00000020 */
|
#define SDMMC_ICR_RXOVERRC_Msk (0x1U << SDMMC_ICR_RXOVERRC_Pos) /*!< 0x00000020 */
|
||||||
#define SDMMC_ICR_RXOVERRC SDMMC_ICR_RXOVERRC_Msk /*!<RXOVERR flag clear bit */
|
#define SDMMC_ICR_RXOVERRC SDMMC_ICR_RXOVERRC_Msk /*!<RXOVERR flag clear bit */
|
||||||
#define SDMMC_ICR_CMDRENDC_Pos (6U)
|
#define SDMMC_ICR_CMDRENDC_Pos (6U)
|
||||||
#define SDMMC_ICR_CMDRENDC_Msk (0x1U << SDMMC_ICR_CMDRENDC_Pos) /*!< 0x00000040 */
|
#define SDMMC_ICR_CMDRENDC_Msk (0x1U << SDMMC_ICR_CMDRENDC_Pos) /*!< 0x00000040 */
|
||||||
#define SDMMC_ICR_CMDRENDC SDMMC_ICR_CMDRENDC_Msk /*!<CMDREND flag clear bit */
|
#define SDMMC_ICR_CMDRENDC SDMMC_ICR_CMDRENDC_Msk /*!<CMDREND flag clear bit */
|
||||||
#define SDMMC_ICR_CMDSENTC_Pos (7U)
|
#define SDMMC_ICR_CMDSENTC_Pos (7U)
|
||||||
#define SDMMC_ICR_CMDSENTC_Msk (0x1U << SDMMC_ICR_CMDSENTC_Pos) /*!< 0x00000080 */
|
#define SDMMC_ICR_CMDSENTC_Msk (0x1U << SDMMC_ICR_CMDSENTC_Pos) /*!< 0x00000080 */
|
||||||
#define SDMMC_ICR_CMDSENTC SDMMC_ICR_CMDSENTC_Msk /*!<CMDSENT flag clear bit */
|
#define SDMMC_ICR_CMDSENTC SDMMC_ICR_CMDSENTC_Msk /*!<CMDSENT flag clear bit */
|
||||||
#define SDMMC_ICR_DATAENDC_Pos (8U)
|
#define SDMMC_ICR_DATAENDC_Pos (8U)
|
||||||
#define SDMMC_ICR_DATAENDC_Msk (0x1U << SDMMC_ICR_DATAENDC_Pos) /*!< 0x00000100 */
|
#define SDMMC_ICR_DATAENDC_Msk (0x1U << SDMMC_ICR_DATAENDC_Pos) /*!< 0x00000100 */
|
||||||
#define SDMMC_ICR_DATAENDC SDMMC_ICR_DATAENDC_Msk /*!<DATAEND flag clear bit */
|
#define SDMMC_ICR_DATAENDC SDMMC_ICR_DATAENDC_Msk /*!<DATAEND flag clear bit */
|
||||||
#define SDMMC_ICR_STBITERRC_Pos (9U)
|
#define SDMMC_ICR_STBITERRC_Pos (9U)
|
||||||
#define SDMMC_ICR_STBITERRC_Msk (0x1U << SDMMC_ICR_STBITERRC_Pos) /*!< 0x00000200 */
|
#define SDMMC_ICR_STBITERRC_Msk (0x1U << SDMMC_ICR_STBITERRC_Pos) /*!< 0x00000200 */
|
||||||
#define SDMMC_ICR_STBITERRC SDMMC_ICR_STBITERRC_Msk /*!<STBITERR flag clear bit */
|
#define SDMMC_ICR_STBITERRC SDMMC_ICR_STBITERRC_Msk /*!<STBITERR flag clear bit */
|
||||||
#define SDMMC_ICR_DBCKENDC_Pos (10U)
|
#define SDMMC_ICR_DBCKENDC_Pos (10U)
|
||||||
#define SDMMC_ICR_DBCKENDC_Msk (0x1U << SDMMC_ICR_DBCKENDC_Pos) /*!< 0x00000400 */
|
#define SDMMC_ICR_DBCKENDC_Msk (0x1U << SDMMC_ICR_DBCKENDC_Pos) /*!< 0x00000400 */
|
||||||
#define SDMMC_ICR_DBCKENDC SDMMC_ICR_DBCKENDC_Msk /*!<DBCKEND flag clear bit */
|
#define SDMMC_ICR_DBCKENDC SDMMC_ICR_DBCKENDC_Msk /*!<DBCKEND flag clear bit */
|
||||||
#define SDMMC_ICR_SDIOITC_Pos (22U)
|
#define SDMMC_ICR_SDIOITC_Pos (22U)
|
||||||
#define SDMMC_ICR_SDIOITC_Msk (0x1U << SDMMC_ICR_SDIOITC_Pos) /*!< 0x00400000 */
|
#define SDMMC_ICR_SDIOITC_Msk (0x1U << SDMMC_ICR_SDIOITC_Pos) /*!< 0x00400000 */
|
||||||
#define SDMMC_ICR_SDIOITC SDMMC_ICR_SDIOITC_Msk /*!<SDIOIT flag clear bit */
|
#define SDMMC_ICR_SDIOITC SDMMC_ICR_SDIOITC_Msk /*!<SDIOIT flag clear bit */
|
||||||
|
|
||||||
/****************** Bit definition for SDMMC_MASK register *******************/
|
/****************** Bit definition for SDMMC_MASK register *******************/
|
||||||
#define SDMMC_MASK_CCRCFAILIE_Pos (0U)
|
#define SDMMC_MASK_CCRCFAILIE_Pos (0U)
|
||||||
#define SDMMC_MASK_CCRCFAILIE_Msk (0x1U << SDMMC_MASK_CCRCFAILIE_Pos) /*!< 0x00000001 */
|
#define SDMMC_MASK_CCRCFAILIE_Msk (0x1U << SDMMC_MASK_CCRCFAILIE_Pos) /*!< 0x00000001 */
|
||||||
#define SDMMC_MASK_CCRCFAILIE SDMMC_MASK_CCRCFAILIE_Msk /*!<Command CRC Fail Interrupt Enable */
|
#define SDMMC_MASK_CCRCFAILIE SDMMC_MASK_CCRCFAILIE_Msk /*!<Command CRC Fail Interrupt Enable */
|
||||||
#define SDMMC_MASK_DCRCFAILIE_Pos (1U)
|
#define SDMMC_MASK_DCRCFAILIE_Pos (1U)
|
||||||
#define SDMMC_MASK_DCRCFAILIE_Msk (0x1U << SDMMC_MASK_DCRCFAILIE_Pos) /*!< 0x00000002 */
|
#define SDMMC_MASK_DCRCFAILIE_Msk (0x1U << SDMMC_MASK_DCRCFAILIE_Pos) /*!< 0x00000002 */
|
||||||
#define SDMMC_MASK_DCRCFAILIE SDMMC_MASK_DCRCFAILIE_Msk /*!<Data CRC Fail Interrupt Enable */
|
#define SDMMC_MASK_DCRCFAILIE SDMMC_MASK_DCRCFAILIE_Msk /*!<Data CRC Fail Interrupt Enable */
|
||||||
#define SDMMC_MASK_CTIMEOUTIE_Pos (2U)
|
#define SDMMC_MASK_CTIMEOUTIE_Pos (2U)
|
||||||
#define SDMMC_MASK_CTIMEOUTIE_Msk (0x1U << SDMMC_MASK_CTIMEOUTIE_Pos) /*!< 0x00000004 */
|
#define SDMMC_MASK_CTIMEOUTIE_Msk (0x1U << SDMMC_MASK_CTIMEOUTIE_Pos) /*!< 0x00000004 */
|
||||||
#define SDMMC_MASK_CTIMEOUTIE SDMMC_MASK_CTIMEOUTIE_Msk /*!<Command TimeOut Interrupt Enable */
|
#define SDMMC_MASK_CTIMEOUTIE SDMMC_MASK_CTIMEOUTIE_Msk /*!<Command TimeOut Interrupt Enable */
|
||||||
#define SDMMC_MASK_DTIMEOUTIE_Pos (3U)
|
#define SDMMC_MASK_DTIMEOUTIE_Pos (3U)
|
||||||
#define SDMMC_MASK_DTIMEOUTIE_Msk (0x1U << SDMMC_MASK_DTIMEOUTIE_Pos) /*!< 0x00000008 */
|
#define SDMMC_MASK_DTIMEOUTIE_Msk (0x1U << SDMMC_MASK_DTIMEOUTIE_Pos) /*!< 0x00000008 */
|
||||||
#define SDMMC_MASK_DTIMEOUTIE SDMMC_MASK_DTIMEOUTIE_Msk /*!<Data TimeOut Interrupt Enable */
|
#define SDMMC_MASK_DTIMEOUTIE SDMMC_MASK_DTIMEOUTIE_Msk /*!<Data TimeOut Interrupt Enable */
|
||||||
#define SDMMC_MASK_TXUNDERRIE_Pos (4U)
|
#define SDMMC_MASK_TXUNDERRIE_Pos (4U)
|
||||||
#define SDMMC_MASK_TXUNDERRIE_Msk (0x1U << SDMMC_MASK_TXUNDERRIE_Pos) /*!< 0x00000010 */
|
#define SDMMC_MASK_TXUNDERRIE_Msk (0x1U << SDMMC_MASK_TXUNDERRIE_Pos) /*!< 0x00000010 */
|
||||||
#define SDMMC_MASK_TXUNDERRIE SDMMC_MASK_TXUNDERRIE_Msk /*!<Tx FIFO UnderRun Error Interrupt Enable */
|
#define SDMMC_MASK_TXUNDERRIE SDMMC_MASK_TXUNDERRIE_Msk /*!<Tx FIFO UnderRun Error Interrupt Enable */
|
||||||
#define SDMMC_MASK_RXOVERRIE_Pos (5U)
|
#define SDMMC_MASK_RXOVERRIE_Pos (5U)
|
||||||
#define SDMMC_MASK_RXOVERRIE_Msk (0x1U << SDMMC_MASK_RXOVERRIE_Pos) /*!< 0x00000020 */
|
#define SDMMC_MASK_RXOVERRIE_Msk (0x1U << SDMMC_MASK_RXOVERRIE_Pos) /*!< 0x00000020 */
|
||||||
#define SDMMC_MASK_RXOVERRIE SDMMC_MASK_RXOVERRIE_Msk /*!<Rx FIFO OverRun Error Interrupt Enable */
|
#define SDMMC_MASK_RXOVERRIE SDMMC_MASK_RXOVERRIE_Msk /*!<Rx FIFO OverRun Error Interrupt Enable */
|
||||||
#define SDMMC_MASK_CMDRENDIE_Pos (6U)
|
#define SDMMC_MASK_CMDRENDIE_Pos (6U)
|
||||||
#define SDMMC_MASK_CMDRENDIE_Msk (0x1U << SDMMC_MASK_CMDRENDIE_Pos) /*!< 0x00000040 */
|
#define SDMMC_MASK_CMDRENDIE_Msk (0x1U << SDMMC_MASK_CMDRENDIE_Pos) /*!< 0x00000040 */
|
||||||
#define SDMMC_MASK_CMDRENDIE SDMMC_MASK_CMDRENDIE_Msk /*!<Command Response Received Interrupt Enable */
|
#define SDMMC_MASK_CMDRENDIE SDMMC_MASK_CMDRENDIE_Msk /*!<Command Response Received Interrupt Enable */
|
||||||
#define SDMMC_MASK_CMDSENTIE_Pos (7U)
|
#define SDMMC_MASK_CMDSENTIE_Pos (7U)
|
||||||
#define SDMMC_MASK_CMDSENTIE_Msk (0x1U << SDMMC_MASK_CMDSENTIE_Pos) /*!< 0x00000080 */
|
#define SDMMC_MASK_CMDSENTIE_Msk (0x1U << SDMMC_MASK_CMDSENTIE_Pos) /*!< 0x00000080 */
|
||||||
#define SDMMC_MASK_CMDSENTIE SDMMC_MASK_CMDSENTIE_Msk /*!<Command Sent Interrupt Enable */
|
#define SDMMC_MASK_CMDSENTIE SDMMC_MASK_CMDSENTIE_Msk /*!<Command Sent Interrupt Enable */
|
||||||
#define SDMMC_MASK_DATAENDIE_Pos (8U)
|
#define SDMMC_MASK_DATAENDIE_Pos (8U)
|
||||||
#define SDMMC_MASK_DATAENDIE_Msk (0x1U << SDMMC_MASK_DATAENDIE_Pos) /*!< 0x00000100 */
|
#define SDMMC_MASK_DATAENDIE_Msk (0x1U << SDMMC_MASK_DATAENDIE_Pos) /*!< 0x00000100 */
|
||||||
#define SDMMC_MASK_DATAENDIE SDMMC_MASK_DATAENDIE_Msk /*!<Data End Interrupt Enable */
|
#define SDMMC_MASK_DATAENDIE SDMMC_MASK_DATAENDIE_Msk /*!<Data End Interrupt Enable */
|
||||||
#define SDMMC_MASK_DBCKENDIE_Pos (10U)
|
#define SDMMC_MASK_DBCKENDIE_Pos (10U)
|
||||||
#define SDMMC_MASK_DBCKENDIE_Msk (0x1U << SDMMC_MASK_DBCKENDIE_Pos) /*!< 0x00000400 */
|
#define SDMMC_MASK_DBCKENDIE_Msk (0x1U << SDMMC_MASK_DBCKENDIE_Pos) /*!< 0x00000400 */
|
||||||
#define SDMMC_MASK_DBCKENDIE SDMMC_MASK_DBCKENDIE_Msk /*!<Data Block End Interrupt Enable */
|
#define SDMMC_MASK_DBCKENDIE SDMMC_MASK_DBCKENDIE_Msk /*!<Data Block End Interrupt Enable */
|
||||||
#define SDMMC_MASK_CMDACTIE_Pos (11U)
|
#define SDMMC_MASK_CMDACTIE_Pos (11U)
|
||||||
#define SDMMC_MASK_CMDACTIE_Msk (0x1U << SDMMC_MASK_CMDACTIE_Pos) /*!< 0x00000800 */
|
#define SDMMC_MASK_CMDACTIE_Msk (0x1U << SDMMC_MASK_CMDACTIE_Pos) /*!< 0x00000800 */
|
||||||
#define SDMMC_MASK_CMDACTIE SDMMC_MASK_CMDACTIE_Msk /*!<CCommand Acting Interrupt Enable */
|
#define SDMMC_MASK_CMDACTIE SDMMC_MASK_CMDACTIE_Msk /*!<CCommand Acting Interrupt Enable */
|
||||||
#define SDMMC_MASK_TXACTIE_Pos (12U)
|
#define SDMMC_MASK_TXACTIE_Pos (12U)
|
||||||
#define SDMMC_MASK_TXACTIE_Msk (0x1U << SDMMC_MASK_TXACTIE_Pos) /*!< 0x00001000 */
|
#define SDMMC_MASK_TXACTIE_Msk (0x1U << SDMMC_MASK_TXACTIE_Pos) /*!< 0x00001000 */
|
||||||
#define SDMMC_MASK_TXACTIE SDMMC_MASK_TXACTIE_Msk /*!<Data Transmit Acting Interrupt Enable */
|
#define SDMMC_MASK_TXACTIE SDMMC_MASK_TXACTIE_Msk /*!<Data Transmit Acting Interrupt Enable */
|
||||||
#define SDMMC_MASK_RXACTIE_Pos (13U)
|
#define SDMMC_MASK_RXACTIE_Pos (13U)
|
||||||
#define SDMMC_MASK_RXACTIE_Msk (0x1U << SDMMC_MASK_RXACTIE_Pos) /*!< 0x00002000 */
|
#define SDMMC_MASK_RXACTIE_Msk (0x1U << SDMMC_MASK_RXACTIE_Pos) /*!< 0x00002000 */
|
||||||
#define SDMMC_MASK_RXACTIE SDMMC_MASK_RXACTIE_Msk /*!<Data receive acting interrupt enabled */
|
#define SDMMC_MASK_RXACTIE SDMMC_MASK_RXACTIE_Msk /*!<Data receive acting interrupt enabled */
|
||||||
#define SDMMC_MASK_TXFIFOHEIE_Pos (14U)
|
#define SDMMC_MASK_TXFIFOHEIE_Pos (14U)
|
||||||
#define SDMMC_MASK_TXFIFOHEIE_Msk (0x1U << SDMMC_MASK_TXFIFOHEIE_Pos) /*!< 0x00004000 */
|
#define SDMMC_MASK_TXFIFOHEIE_Msk (0x1U << SDMMC_MASK_TXFIFOHEIE_Pos) /*!< 0x00004000 */
|
||||||
#define SDMMC_MASK_TXFIFOHEIE SDMMC_MASK_TXFIFOHEIE_Msk /*!<Tx FIFO Half Empty interrupt Enable */
|
#define SDMMC_MASK_TXFIFOHEIE SDMMC_MASK_TXFIFOHEIE_Msk /*!<Tx FIFO Half Empty interrupt Enable */
|
||||||
#define SDMMC_MASK_RXFIFOHFIE_Pos (15U)
|
#define SDMMC_MASK_RXFIFOHFIE_Pos (15U)
|
||||||
#define SDMMC_MASK_RXFIFOHFIE_Msk (0x1U << SDMMC_MASK_RXFIFOHFIE_Pos) /*!< 0x00008000 */
|
#define SDMMC_MASK_RXFIFOHFIE_Msk (0x1U << SDMMC_MASK_RXFIFOHFIE_Pos) /*!< 0x00008000 */
|
||||||
#define SDMMC_MASK_RXFIFOHFIE SDMMC_MASK_RXFIFOHFIE_Msk /*!<Rx FIFO Half Full interrupt Enable */
|
#define SDMMC_MASK_RXFIFOHFIE SDMMC_MASK_RXFIFOHFIE_Msk /*!<Rx FIFO Half Full interrupt Enable */
|
||||||
#define SDMMC_MASK_TXFIFOFIE_Pos (16U)
|
#define SDMMC_MASK_TXFIFOFIE_Pos (16U)
|
||||||
#define SDMMC_MASK_TXFIFOFIE_Msk (0x1U << SDMMC_MASK_TXFIFOFIE_Pos) /*!< 0x00010000 */
|
#define SDMMC_MASK_TXFIFOFIE_Msk (0x1U << SDMMC_MASK_TXFIFOFIE_Pos) /*!< 0x00010000 */
|
||||||
#define SDMMC_MASK_TXFIFOFIE SDMMC_MASK_TXFIFOFIE_Msk /*!<Tx FIFO Full interrupt Enable */
|
#define SDMMC_MASK_TXFIFOFIE SDMMC_MASK_TXFIFOFIE_Msk /*!<Tx FIFO Full interrupt Enable */
|
||||||
#define SDMMC_MASK_RXFIFOFIE_Pos (17U)
|
#define SDMMC_MASK_RXFIFOFIE_Pos (17U)
|
||||||
#define SDMMC_MASK_RXFIFOFIE_Msk (0x1U << SDMMC_MASK_RXFIFOFIE_Pos) /*!< 0x00020000 */
|
#define SDMMC_MASK_RXFIFOFIE_Msk (0x1U << SDMMC_MASK_RXFIFOFIE_Pos) /*!< 0x00020000 */
|
||||||
#define SDMMC_MASK_RXFIFOFIE SDMMC_MASK_RXFIFOFIE_Msk /*!<Rx FIFO Full interrupt Enable */
|
#define SDMMC_MASK_RXFIFOFIE SDMMC_MASK_RXFIFOFIE_Msk /*!<Rx FIFO Full interrupt Enable */
|
||||||
#define SDMMC_MASK_TXFIFOEIE_Pos (18U)
|
#define SDMMC_MASK_TXFIFOEIE_Pos (18U)
|
||||||
#define SDMMC_MASK_TXFIFOEIE_Msk (0x1U << SDMMC_MASK_TXFIFOEIE_Pos) /*!< 0x00040000 */
|
#define SDMMC_MASK_TXFIFOEIE_Msk (0x1U << SDMMC_MASK_TXFIFOEIE_Pos) /*!< 0x00040000 */
|
||||||
#define SDMMC_MASK_TXFIFOEIE SDMMC_MASK_TXFIFOEIE_Msk /*!<Tx FIFO Empty interrupt Enable */
|
#define SDMMC_MASK_TXFIFOEIE SDMMC_MASK_TXFIFOEIE_Msk /*!<Tx FIFO Empty interrupt Enable */
|
||||||
#define SDMMC_MASK_RXFIFOEIE_Pos (19U)
|
#define SDMMC_MASK_RXFIFOEIE_Pos (19U)
|
||||||
#define SDMMC_MASK_RXFIFOEIE_Msk (0x1U << SDMMC_MASK_RXFIFOEIE_Pos) /*!< 0x00080000 */
|
#define SDMMC_MASK_RXFIFOEIE_Msk (0x1U << SDMMC_MASK_RXFIFOEIE_Pos) /*!< 0x00080000 */
|
||||||
#define SDMMC_MASK_RXFIFOEIE SDMMC_MASK_RXFIFOEIE_Msk /*!<Rx FIFO Empty interrupt Enable */
|
#define SDMMC_MASK_RXFIFOEIE SDMMC_MASK_RXFIFOEIE_Msk /*!<Rx FIFO Empty interrupt Enable */
|
||||||
#define SDMMC_MASK_TXDAVLIE_Pos (20U)
|
#define SDMMC_MASK_TXDAVLIE_Pos (20U)
|
||||||
#define SDMMC_MASK_TXDAVLIE_Msk (0x1U << SDMMC_MASK_TXDAVLIE_Pos) /*!< 0x00100000 */
|
#define SDMMC_MASK_TXDAVLIE_Msk (0x1U << SDMMC_MASK_TXDAVLIE_Pos) /*!< 0x00100000 */
|
||||||
#define SDMMC_MASK_TXDAVLIE SDMMC_MASK_TXDAVLIE_Msk /*!<Data available in Tx FIFO interrupt Enable */
|
#define SDMMC_MASK_TXDAVLIE SDMMC_MASK_TXDAVLIE_Msk /*!<Data available in Tx FIFO interrupt Enable */
|
||||||
#define SDMMC_MASK_RXDAVLIE_Pos (21U)
|
#define SDMMC_MASK_RXDAVLIE_Pos (21U)
|
||||||
#define SDMMC_MASK_RXDAVLIE_Msk (0x1U << SDMMC_MASK_RXDAVLIE_Pos) /*!< 0x00200000 */
|
#define SDMMC_MASK_RXDAVLIE_Msk (0x1U << SDMMC_MASK_RXDAVLIE_Pos) /*!< 0x00200000 */
|
||||||
#define SDMMC_MASK_RXDAVLIE SDMMC_MASK_RXDAVLIE_Msk /*!<Data available in Rx FIFO interrupt Enable */
|
#define SDMMC_MASK_RXDAVLIE SDMMC_MASK_RXDAVLIE_Msk /*!<Data available in Rx FIFO interrupt Enable */
|
||||||
#define SDMMC_MASK_SDIOITIE_Pos (22U)
|
#define SDMMC_MASK_SDIOITIE_Pos (22U)
|
||||||
#define SDMMC_MASK_SDIOITIE_Msk (0x1U << SDMMC_MASK_SDIOITIE_Pos) /*!< 0x00400000 */
|
#define SDMMC_MASK_SDIOITIE_Msk (0x1U << SDMMC_MASK_SDIOITIE_Pos) /*!< 0x00400000 */
|
||||||
#define SDMMC_MASK_SDIOITIE SDMMC_MASK_SDIOITIE_Msk /*!<SDIO Mode Interrupt Received interrupt Enable */
|
#define SDMMC_MASK_SDIOITIE SDMMC_MASK_SDIOITIE_Msk /*!<SDIO Mode Interrupt Received interrupt Enable */
|
||||||
|
|
||||||
/***************** Bit definition for SDMMC_FIFOCNT register *****************/
|
/***************** Bit definition for SDMMC_FIFOCNT register *****************/
|
||||||
#define SDMMC_FIFOCNT_FIFOCOUNT_Pos (0U)
|
#define SDMMC_FIFOCNT_FIFOCOUNT_Pos (0U)
|
||||||
#define SDMMC_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFU << SDMMC_FIFOCNT_FIFOCOUNT_Pos) /*!< 0x00FFFFFF */
|
#define SDMMC_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFU << SDMMC_FIFOCNT_FIFOCOUNT_Pos) /*!< 0x00FFFFFF */
|
||||||
#define SDMMC_FIFOCNT_FIFOCOUNT SDMMC_FIFOCNT_FIFOCOUNT_Msk /*!<Remaining number of words to be written to or read from the FIFO */
|
#define SDMMC_FIFOCNT_FIFOCOUNT SDMMC_FIFOCNT_FIFOCOUNT_Msk /*!<Remaining number of words to be written to or read from the FIFO */
|
||||||
|
|
||||||
/****************** Bit definition for SDMMC_FIFO register *******************/
|
/****************** Bit definition for SDMMC_FIFO register *******************/
|
||||||
#define SDMMC_FIFO_FIFODATA_Pos (0U)
|
#define SDMMC_FIFO_FIFODATA_Pos (0U)
|
||||||
#define SDMMC_FIFO_FIFODATA_Msk (0xFFFFFFFFU << SDMMC_FIFO_FIFODATA_Pos) /*!< 0xFFFFFFFF */
|
#define SDMMC_FIFO_FIFODATA_Msk (0xFFFFFFFFU << SDMMC_FIFO_FIFODATA_Pos) /*!< 0xFFFFFFFF */
|
||||||
#define SDMMC_FIFO_FIFODATA SDMMC_FIFO_FIFODATA_Msk /*!<Receive and transmit FIFO data */
|
#define SDMMC_FIFO_FIFODATA SDMMC_FIFO_FIFODATA_Msk /*!<Receive and transmit FIFO data */
|
||||||
|
|
||||||
/******************************************************************************/
|
/******************************************************************************/
|
||||||
/* */
|
/* */
|
||||||
|
|
@ -15912,7 +15924,6 @@ typedef struct
|
||||||
#define USART_GTPR_GT_Msk (0xFFU << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */
|
#define USART_GTPR_GT_Msk (0xFFU << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */
|
||||||
#define USART_GTPR_GT USART_GTPR_GT_Msk /*!< GT[7:0] bits (Guard time value) */
|
#define USART_GTPR_GT USART_GTPR_GT_Msk /*!< GT[7:0] bits (Guard time value) */
|
||||||
|
|
||||||
|
|
||||||
/******************* Bit definition for USART_RTOR register *****************/
|
/******************* Bit definition for USART_RTOR register *****************/
|
||||||
#define USART_RTOR_RTO_Pos (0U)
|
#define USART_RTOR_RTO_Pos (0U)
|
||||||
#define USART_RTOR_RTO_Msk (0xFFFFFFU << USART_RTOR_RTO_Pos) /*!< 0x00FFFFFF */
|
#define USART_RTOR_RTO_Msk (0xFFFFFFU << USART_RTOR_RTO_Pos) /*!< 0x00FFFFFF */
|
||||||
|
|
@ -16179,7 +16190,9 @@ typedef struct
|
||||||
#define SWPMI_RFL_RFL_Pos (0U)
|
#define SWPMI_RFL_RFL_Pos (0U)
|
||||||
#define SWPMI_RFL_RFL_Msk (0x1FU << SWPMI_RFL_RFL_Pos) /*!< 0x0000001F */
|
#define SWPMI_RFL_RFL_Msk (0x1FU << SWPMI_RFL_RFL_Pos) /*!< 0x0000001F */
|
||||||
#define SWPMI_RFL_RFL SWPMI_RFL_RFL_Msk /*!<RFL[4:0] bits (Receive Frame length) */
|
#define SWPMI_RFL_RFL SWPMI_RFL_RFL_Msk /*!<RFL[4:0] bits (Receive Frame length) */
|
||||||
#define SWPMI_RFL_RFL_0_1 (0x00000003U) /*!<RFL[1:0] bits (number of relevant bytes for the last SWPMI_RDR register read.) */
|
#define SWPMI_RFL_RFL_0_1_Pos (0U)
|
||||||
|
#define SWPMI_RFL_RFL_0_1_Msk (0x3U << SWPMI_RFL_RFL_0_1_Pos) /*!< 0x00000003 */
|
||||||
|
#define SWPMI_RFL_RFL_0_1 SWPMI_RFL_RFL_0_1_Msk /*!<RFL[1:0] bits (number of relevant bytes for the last SWPMI_RDR register read.) */
|
||||||
|
|
||||||
/******************* Bit definition for SWPMI_TDR register ********************/
|
/******************* Bit definition for SWPMI_TDR register ********************/
|
||||||
#define SWPMI_TDR_TD_Pos (0U)
|
#define SWPMI_TDR_TD_Pos (0U)
|
||||||
|
|
@ -18333,6 +18346,7 @@ typedef struct
|
||||||
#define ADC1_IRQn ADC1_2_IRQn
|
#define ADC1_IRQn ADC1_2_IRQn
|
||||||
#define TIM1_TRG_COM_IRQn TIM1_TRG_COM_TIM17_IRQn
|
#define TIM1_TRG_COM_IRQn TIM1_TRG_COM_TIM17_IRQn
|
||||||
#define TIM8_IRQn TIM8_UP_IRQn
|
#define TIM8_IRQn TIM8_UP_IRQn
|
||||||
|
#define HASH_RNG_IRQn RNG_IRQn
|
||||||
#define DFSDM0_IRQn DFSDM1_FLT0_IRQn
|
#define DFSDM0_IRQn DFSDM1_FLT0_IRQn
|
||||||
#define DFSDM1_IRQn DFSDM1_FLT1_IRQn
|
#define DFSDM1_IRQn DFSDM1_FLT1_IRQn
|
||||||
#define DFSDM2_IRQn DFSDM1_FLT2_IRQn
|
#define DFSDM2_IRQn DFSDM1_FLT2_IRQn
|
||||||
|
|
@ -18342,6 +18356,7 @@ typedef struct
|
||||||
#define ADC1_IRQHandler ADC1_2_IRQHandler
|
#define ADC1_IRQHandler ADC1_2_IRQHandler
|
||||||
#define TIM1_TRG_COM_IRQHandler TIM1_TRG_COM_TIM17_IRQHandler
|
#define TIM1_TRG_COM_IRQHandler TIM1_TRG_COM_TIM17_IRQHandler
|
||||||
#define TIM8_IRQHandler TIM8_UP_IRQHandler
|
#define TIM8_IRQHandler TIM8_UP_IRQHandler
|
||||||
|
#define HASH_RNG_IRQHandler RNG_IRQHandler
|
||||||
#define DFSDM0_IRQHandler DFSDM1_FLT0_IRQHandler
|
#define DFSDM0_IRQHandler DFSDM1_FLT0_IRQHandler
|
||||||
#define DFSDM1_IRQHandler DFSDM1_FLT1_IRQHandler
|
#define DFSDM1_IRQHandler DFSDM1_FLT1_IRQHandler
|
||||||
#define DFSDM2_IRQHandler DFSDM1_FLT2_IRQHandler
|
#define DFSDM2_IRQHandler DFSDM1_FLT2_IRQHandler
|
||||||
|
|
|
||||||
|
|
@ -2,23 +2,23 @@
|
||||||
******************************************************************************
|
******************************************************************************
|
||||||
* @file stm32l4xx.h
|
* @file stm32l4xx.h
|
||||||
* @author MCD Application Team
|
* @author MCD Application Team
|
||||||
* @version V1.1.1
|
* @version V1.3.1
|
||||||
* @date 29-April-2016
|
* @date 21-April-2017
|
||||||
* @brief CMSIS STM32L4xx Device Peripheral Access Layer Header File.
|
* @brief CMSIS STM32L4xx Device Peripheral Access Layer Header File.
|
||||||
*
|
*
|
||||||
* The file is the unique include file that the application programmer
|
* The file is the unique include file that the application programmer
|
||||||
* is using in the C source code, usually in main.c. This file contains:
|
* is using in the C source code, usually in main.c. This file contains:
|
||||||
* - Configuration section that allows to select:
|
* - Configuration section that allows to select:
|
||||||
* - The STM32L4xx device used in the target application
|
* - The STM32L4xx device used in the target application
|
||||||
* - To use or not the peripheral<EFBFBD>s drivers in application code(i.e.
|
* - To use or not the peripheral’s drivers in application code(i.e.
|
||||||
* code will be based on direct access to peripheral<EFBFBD>s registers
|
* code will be based on direct access to peripheral’s registers
|
||||||
* rather than drivers API), this option is controlled by
|
* rather than drivers API), this option is controlled by
|
||||||
* "#define USE_HAL_DRIVER"
|
* "#define USE_HAL_DRIVER"
|
||||||
*
|
*
|
||||||
******************************************************************************
|
******************************************************************************
|
||||||
* @attention
|
* @attention
|
||||||
*
|
*
|
||||||
* <h2><center>© COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
|
* <h2><center>© COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without modification,
|
* Redistribution and use in source and binary forms, with or without modification,
|
||||||
* are permitted provided that the following conditions are met:
|
* are permitted provided that the following conditions are met:
|
||||||
|
|
@ -76,17 +76,24 @@
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#if !defined (STM32L431xx) && !defined (STM32L432xx) && !defined (STM32L433xx) && !defined (STM32L442xx) && !defined (STM32L443xx) && \
|
#if !defined (STM32L431xx) && !defined (STM32L432xx) && !defined (STM32L433xx) && !defined (STM32L442xx) && !defined (STM32L443xx) && \
|
||||||
!defined (STM32L471xx) && !defined (STM32L475xx) && !defined (STM32L476xx) && !defined (STM32L485xx) && !defined (STM32L486xx)
|
!defined (STM32L451xx) && !defined (STM32L452xx) && !defined (STM32L462xx) && \
|
||||||
|
!defined (STM32L471xx) && !defined (STM32L475xx) && !defined (STM32L476xx) && !defined (STM32L485xx) && !defined (STM32L486xx) && \
|
||||||
|
!defined (STM32L496xx) && !defined (STM32L4A6xx)
|
||||||
/* #define STM32L431xx */ /*!< STM32L431xx Devices */
|
/* #define STM32L431xx */ /*!< STM32L431xx Devices */
|
||||||
/* #define STM32L432xx */ /*!< STM32L432xx Devices */
|
/* #define STM32L432xx */ /*!< STM32L432xx Devices */
|
||||||
/* #define STM32L433xx */ /*!< STM32L433xx Devices */
|
/* #define STM32L433xx */ /*!< STM32L433xx Devices */
|
||||||
/* #define STM32L442xx */ /*!< STM32L442xx Devices */
|
/* #define STM32L442xx */ /*!< STM32L442xx Devices */
|
||||||
/* #define STM32L443xx */ /*!< STM32L443xx Devices */
|
/* #define STM32L443xx */ /*!< STM32L443xx Devices */
|
||||||
|
/* #define STM32L451xx */ /*!< STM32L451xx Devices */
|
||||||
|
/* #define STM32L452xx */ /*!< STM32L452xx Devices */
|
||||||
|
/* #define STM32L462xx */ /*!< STM32L462xx Devices */
|
||||||
/* #define STM32L471xx */ /*!< STM32L471xx Devices */
|
/* #define STM32L471xx */ /*!< STM32L471xx Devices */
|
||||||
#define STM32L475xx /*!< STM32L475xx Devices */
|
#define STM32L475xx /*!< STM32L475xx Devices */
|
||||||
/* #define STM32L476xx */ /*!< STM32L476xx Devices */
|
/* #define STM32L476xx */ /*!< STM32L476xx Devices */
|
||||||
/* #define STM32L485xx */ /*!< STM32L485xx Devices */
|
/* #define STM32L485xx */ /*!< STM32L485xx Devices */
|
||||||
/* #define STM32L486xx */ /*!< STM32L486xx Devices */
|
/* #define STM32L486xx */ /*!< STM32L486xx Devices */
|
||||||
|
/* #define STM32L496xx */ /*!< STM32L496xx Devices */
|
||||||
|
/* #define STM32L4A6xx */ /*!< STM32L4A6xx Devices */
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/* Tip: To avoid modifying this file each time you need to switch between these
|
/* Tip: To avoid modifying this file each time you need to switch between these
|
||||||
|
|
@ -98,14 +105,14 @@
|
||||||
In this case, these drivers will not be included and the application code will
|
In this case, these drivers will not be included and the application code will
|
||||||
be based on direct access to peripherals registers
|
be based on direct access to peripherals registers
|
||||||
*/
|
*/
|
||||||
#define USE_HAL_DRIVER
|
#define USE_HAL_DRIVER
|
||||||
#endif /* USE_HAL_DRIVER */
|
#endif /* USE_HAL_DRIVER */
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* @brief CMSIS Device version number V1.1.1
|
* @brief CMSIS Device version number V1.3.1
|
||||||
*/
|
*/
|
||||||
#define __STM32L4_CMSIS_VERSION_MAIN (0x01) /*!< [31:24] main version */
|
#define __STM32L4_CMSIS_VERSION_MAIN (0x01) /*!< [31:24] main version */
|
||||||
#define __STM32L4_CMSIS_VERSION_SUB1 (0x01) /*!< [23:16] sub1 version */
|
#define __STM32L4_CMSIS_VERSION_SUB1 (0x03) /*!< [23:16] sub1 version */
|
||||||
#define __STM32L4_CMSIS_VERSION_SUB2 (0x01) /*!< [15:8] sub2 version */
|
#define __STM32L4_CMSIS_VERSION_SUB2 (0x01) /*!< [15:8] sub2 version */
|
||||||
#define __STM32L4_CMSIS_VERSION_RC (0x00) /*!< [7:0] release candidate */
|
#define __STM32L4_CMSIS_VERSION_RC (0x00) /*!< [7:0] release candidate */
|
||||||
#define __STM32L4_CMSIS_VERSION ((__STM32L4_CMSIS_VERSION_MAIN << 24)\
|
#define __STM32L4_CMSIS_VERSION ((__STM32L4_CMSIS_VERSION_MAIN << 24)\
|
||||||
|
|
@ -151,14 +158,6 @@
|
||||||
#include "stm32l496xx.h"
|
#include "stm32l496xx.h"
|
||||||
#elif defined(STM32L4A6xx)
|
#elif defined(STM32L4A6xx)
|
||||||
#include "stm32l4a6xx.h"
|
#include "stm32l4a6xx.h"
|
||||||
#elif defined(STM32L4R5xx)
|
|
||||||
#include "stm32l4r5xx.h"
|
|
||||||
#elif defined(STM32L4R9xx)
|
|
||||||
#include "stm32l4r9xx.h"
|
|
||||||
#elif defined(STM32L4S5xx)
|
|
||||||
#include "stm32l4s5xx.h"
|
|
||||||
#elif defined(STM32L4S9xx)
|
|
||||||
#include "stm32l4s9xx.h"
|
|
||||||
#else
|
#else
|
||||||
#error "Please select first the target STM32L4xx device used in your application (in stm32l4xx.h file)"
|
#error "Please select first the target STM32L4xx device used in your application (in stm32l4xx.h file)"
|
||||||
#endif
|
#endif
|
||||||
|
|
|
||||||
|
|
@ -2,13 +2,13 @@
|
||||||
******************************************************************************
|
******************************************************************************
|
||||||
* @file system_stm32l4xx.h
|
* @file system_stm32l4xx.h
|
||||||
* @author MCD Application Team
|
* @author MCD Application Team
|
||||||
* @version V1.1.1
|
* @version V1.3.1
|
||||||
* @date 29-April-2016
|
* @date 21-April-2017
|
||||||
* @brief CMSIS Cortex-M4 Device System Source File for STM32L4xx devices.
|
* @brief CMSIS Cortex-M4 Device System Source File for STM32L4xx devices.
|
||||||
******************************************************************************
|
******************************************************************************
|
||||||
* @attention
|
* @attention
|
||||||
*
|
*
|
||||||
* <h2><center>© COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
|
* <h2><center>© COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without modification,
|
* Redistribution and use in source and binary forms, with or without modification,
|
||||||
* are permitted provided that the following conditions are met:
|
* are permitted provided that the following conditions are met:
|
||||||
|
|
@ -75,7 +75,7 @@
|
||||||
*/
|
*/
|
||||||
extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */
|
extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */
|
||||||
|
|
||||||
extern const uint8_t AHBPrescTable[16]; /*!< AHB prescalers table values */
|
extern const uint8_t AHBPrescTable[16]; /*!< AHB prescalers table values */
|
||||||
extern const uint8_t APBPrescTable[8]; /*!< APB prescalers table values */
|
extern const uint8_t APBPrescTable[8]; /*!< APB prescalers table values */
|
||||||
extern const uint32_t MSIRangeTable[12]; /*!< MSI ranges table values */
|
extern const uint32_t MSIRangeTable[12]; /*!< MSI ranges table values */
|
||||||
|
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue