Merge pull request #11014 from SiliconLabs/fix/fpga_tests/adc_methodology

Increase ADC tolerance to 5% in FPGA-based tests
pull/11062/head
Seppo Takalo 2019-07-17 14:29:37 +03:00 committed by GitHub
commit 59b9f1da17
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 2 deletions

View File

@ -36,8 +36,8 @@ using namespace utest::v1;
#define analogin_debug_printf(...)
#define DELTA_FLOAT 0.03f // 3%
#define DELTA_U16 1965 // 3%
#define DELTA_FLOAT 0.05f // 5%
#define DELTA_U16 3277 // 5%
const PinList *form_factor = pinmap_ff_default_pins();
const PinList *restricted = pinmap_restricted_pins();