mirror of https://github.com/ARMmbed/mbed-os.git
STMG4-sys-clk: If can PLLQ=160MHz, else 170MHz
- with 170MHz as can-core-frequency, the accuracy for many baudrates is too low. 160MHz is better for a broad range of frequenciespull/13565/head
parent
d0c8ad75e1
commit
2a13fa199d
|
|
@ -105,9 +105,13 @@ uint8_t SetSysClock_PLL_HSE(uint8_t bypass)
|
|||
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
|
||||
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
|
||||
RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
|
||||
#if DEVICE_CAN
|
||||
RCC_OscInitStruct.PLL.PLLN = 80;
|
||||
#else
|
||||
RCC_OscInitStruct.PLL.PLLN = 85;
|
||||
#endif
|
||||
RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
|
||||
RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
|
||||
RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
|
||||
RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
|
||||
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
|
||||
return 0; // FAIL
|
||||
|
|
|
|||
Loading…
Reference in New Issue