mirror of https://github.com/ARMmbed/mbed-os.git
M263: Remove redundant SPI I2S pins from pinmap
The pins suffixed with 'I2SMCLK' are for SPI I2S and cannot be used in normal SPI. This is also to fix FPGA CI test mbed_hal_fpga_ci_test_shield-spi.pull/11379/head
parent
c67a0d8bd0
commit
254866eac1
|
@ -146,6 +146,7 @@ const PinMap PinMap_GPIO[] = {
|
|||
{PH_9, GPIO_H, SYS_GPH_MFPH_PH9MFP_GPIO},
|
||||
{PH_10, GPIO_H, SYS_GPH_MFPH_PH10MFP_GPIO},
|
||||
{PH_11, GPIO_H, SYS_GPH_MFPH_PH11MFP_GPIO},
|
||||
|
||||
{NC, NC, 0}
|
||||
};
|
||||
#endif
|
||||
|
@ -503,47 +504,24 @@ const PinMap PinMap_SPI_MISO[] = {
|
|||
|
||||
const PinMap PinMap_SPI_SCLK[] = {
|
||||
{PA_2, SPI_0, SYS_GPA_MFPL_PA2MFP_SPI0_CLK},
|
||||
{PA_4, SPI_0, SYS_GPA_MFPL_PA4MFP_SPI0_I2SMCLK},
|
||||
{PA_5, SPI_1, SYS_GPA_MFPL_PA5MFP_SPI1_I2SMCLK},
|
||||
{PA_7, SPI_1, SYS_GPA_MFPL_PA7MFP_SPI1_CLK},
|
||||
{PA_10, SPI_2, SYS_GPA_MFPH_PA10MFP_SPI2_CLK},
|
||||
{PA_13, SPI_2, SYS_GPA_MFPH_PA13MFP_SPI2_CLK},
|
||||
{PB_0, SPI_0, SYS_GPB_MFPL_PB0MFP_SPI0_I2SMCLK},
|
||||
{PB_1, SPI_1, SYS_GPB_MFPL_PB1MFP_SPI1_I2SMCLK},
|
||||
{NU_PINNAME_BIND(PB_1, SPI_1), SPI_1, SYS_GPB_MFPL_PB1MFP_SPI1_I2SMCLK},
|
||||
{PB_1, SPI_3, SYS_GPB_MFPL_PB1MFP_SPI3_I2SMCLK},
|
||||
{NU_PINNAME_BIND(PB_1, SPI_3), SPI_3, SYS_GPB_MFPL_PB1MFP_SPI3_I2SMCLK},
|
||||
{PB_3, SPI_1, SYS_GPB_MFPL_PB3MFP_SPI1_CLK},
|
||||
{PB_11, SPI_0, SYS_GPB_MFPH_PB11MFP_SPI0_I2SMCLK},
|
||||
{NU_PINNAME_BIND(PB_11, SPI_0), SPI_0, SYS_GPB_MFPH_PB11MFP_SPI0_I2SMCLK},
|
||||
{PB_11, SPI_3, SYS_GPB_MFPH_PB11MFP_SPI3_CLK},
|
||||
{NU_PINNAME_BIND(PB_11, SPI_3), SPI_3, SYS_GPB_MFPH_PB11MFP_SPI3_CLK},
|
||||
{PB_14, SPI_0, SYS_GPB_MFPH_PB14MFP_SPI0_CLK},
|
||||
{PC_1, SPI_1, SYS_GPC_MFPL_PC1MFP_SPI1_CLK},
|
||||
{PC_4, SPI_1, SYS_GPC_MFPL_PC4MFP_SPI1_I2SMCLK},
|
||||
{PC_10, SPI_3, SYS_GPC_MFPH_PC10MFP_SPI3_CLK},
|
||||
{PC_13, SPI_2, SYS_GPC_MFPH_PC13MFP_SPI2_I2SMCLK},
|
||||
{PD_2, SPI_0, SYS_GPD_MFPL_PD2MFP_SPI0_CLK},
|
||||
{PD_5, SPI_1, SYS_GPD_MFPL_PD5MFP_SPI1_CLK},
|
||||
{PD_13, SPI_0, SYS_GPD_MFPH_PD13MFP_SPI0_I2SMCLK},
|
||||
{NU_PINNAME_BIND(PD_13, SPI_0), SPI_0, SYS_GPD_MFPH_PD13MFP_SPI0_I2SMCLK},
|
||||
{PD_13, SPI_1, SYS_GPD_MFPH_PD13MFP_SPI1_I2SMCLK},
|
||||
{NU_PINNAME_BIND(PD_13, SPI_1), SPI_1, SYS_GPD_MFPH_PD13MFP_SPI1_I2SMCLK},
|
||||
{PD_14, SPI_0, SYS_GPD_MFPH_PD14MFP_SPI0_I2SMCLK},
|
||||
{NU_PINNAME_BIND(PD_14, SPI_0), SPI_0, SYS_GPD_MFPH_PD14MFP_SPI0_I2SMCLK},
|
||||
{PD_14, SPI_3, SYS_GPD_MFPH_PD14MFP_SPI3_I2SMCLK},
|
||||
{NU_PINNAME_BIND(PD_14, SPI_3), SPI_3, SYS_GPD_MFPH_PD14MFP_SPI3_I2SMCLK},
|
||||
{PE_4, SPI_3, SYS_GPE_MFPL_PE4MFP_SPI3_CLK},
|
||||
{NU_PINNAME_BIND(PE_4, SPI_3), SPI_3, SYS_GPE_MFPL_PE4MFP_SPI3_CLK},
|
||||
{PE_6, SPI_3, SYS_GPE_MFPL_PE6MFP_SPI3_I2SMCLK},
|
||||
{PE_8, SPI_2, SYS_GPE_MFPH_PE8MFP_SPI2_CLK},
|
||||
{PE_12, SPI_2, SYS_GPE_MFPH_PE12MFP_SPI2_I2SMCLK},
|
||||
{PF_8, SPI_0, SYS_GPF_MFPH_PF8MFP_SPI0_CLK},
|
||||
{PF_10, SPI_0, SYS_GPF_MFPH_PF10MFP_SPI0_I2SMCLK},
|
||||
{PG_3, SPI_2, SYS_GPG_MFPL_PG3MFP_SPI2_CLK},
|
||||
{PH_6, SPI_1, SYS_GPH_MFPL_PH6MFP_SPI1_CLK},
|
||||
{PH_8, SPI_1, SYS_GPH_MFPH_PH8MFP_SPI1_CLK},
|
||||
{PH_10, SPI_1, SYS_GPH_MFPH_PH10MFP_SPI1_I2SMCLK},
|
||||
|
||||
{NC, NC, 0}
|
||||
};
|
||||
|
|
Loading…
Reference in New Issue