mirror of https://github.com/ARMmbed/mbed-os.git
Add it to replace startup_gd32f30x_cl.s
parent
0728dde170
commit
16ff28db31
|
@ -0,0 +1,413 @@
|
|||
;/*!
|
||||
; \file startup_gd32f30x_cl.s
|
||||
; \brief start up file
|
||||
;
|
||||
; \version 2018-10-10, V1.1.0, firmware for GD32F30x(The version is for mbed)
|
||||
;*/
|
||||
;
|
||||
;/*
|
||||
; Copyright (c) 2018, GigaDevice Semiconductor Inc.
|
||||
;
|
||||
; All rights reserved.
|
||||
;
|
||||
; Redistribution and use in source and binary forms, with or without modification,
|
||||
;are permitted provided that the following conditions are met:
|
||||
;
|
||||
; 1. Redistributions of source code must retain the above copyright notice, this
|
||||
; list of conditions and the following disclaimer.
|
||||
; 2. Redistributions in binary form must reproduce the above copyright notice,
|
||||
; this list of conditions and the following disclaimer in the documentation
|
||||
; and/or other materials provided with the distribution.
|
||||
; 3. Neither the name of the copyright holder nor the names of its contributors
|
||||
; may be used to endorse or promote products derived from this software without
|
||||
; specific prior written permission.
|
||||
;
|
||||
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||||
;AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
||||
;WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
||||
;IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
|
||||
;INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
||||
;NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
|
||||
;PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
||||
;WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||||
;ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
|
||||
;OF SUCH DAMAGE.
|
||||
;*/
|
||||
|
||||
.syntax unified
|
||||
.cpu cortex-m4
|
||||
.fpu softvfp
|
||||
.thumb
|
||||
|
||||
.global VecTab
|
||||
.global Default_Handler
|
||||
|
||||
/* start address of the initialization .data */
|
||||
.word _sidata
|
||||
/* start address of the .data section */
|
||||
.word _sdata
|
||||
/* end address of the .data section */
|
||||
.word _edata
|
||||
|
||||
/* reset Handler */
|
||||
.section .text.Reset_Handler
|
||||
.weak Reset_Handler
|
||||
.type Reset_Handler, %function
|
||||
Reset_Handler:
|
||||
ldr r0, =_estack
|
||||
mov sp, r0 /* set stack pointer */
|
||||
|
||||
/* copy the data segment into RAM */
|
||||
movs r1, #0
|
||||
b DataInit
|
||||
|
||||
CopyData:
|
||||
ldr r3, =_sidata
|
||||
ldr r3, [r3, r1]
|
||||
str r3, [r0, r1]
|
||||
adds r1, r1, #4
|
||||
|
||||
DataInit:
|
||||
ldr r0, =_sdata
|
||||
ldr r3, =_edata
|
||||
adds r2, r0, r1
|
||||
cmp r2, r3
|
||||
bcc CopyData
|
||||
|
||||
/* system clock intitialization*/
|
||||
bl SystemInit
|
||||
/* static constructors */
|
||||
// bl __libc_init_array
|
||||
/* jump to application's entry point */
|
||||
// bl main
|
||||
bl _start
|
||||
/* infinite loop */
|
||||
b .
|
||||
|
||||
|
||||
.size Reset_Handler, .-Reset_Handler
|
||||
|
||||
.section .text.Default_Handler,"ax",%progbits
|
||||
Default_Handler:
|
||||
/* infinite loop */
|
||||
b .
|
||||
.size Default_Handler, .-Default_Handler
|
||||
|
||||
.section .isr_vector,"a",%progbits
|
||||
.type VecTab, %object
|
||||
.size VecTab, .-VecTab
|
||||
|
||||
|
||||
VecTab:
|
||||
|
||||
.word _estack /* Top of Stack */
|
||||
.word Reset_Handler /* 1,Reset Handler */
|
||||
.word NMI_Handler /* 2,NMI Handler */
|
||||
.word HardFault_Handler /* 3,Hard Fault Handler */
|
||||
.word MemManage_Handler /* 4,MPU Fault Handler */
|
||||
.word BusFault_Handler /* 5,Bus Fault Handler */
|
||||
.word UsageFault_Handler /* 6,Usage Fault Handler */
|
||||
.word 0 /* Reserved */
|
||||
.word 0 /* Reserved */
|
||||
.word 0 /* Reserved */
|
||||
.word 0 /* Reserved */
|
||||
.word SVC_Handler /* 11,SVCall Handler */
|
||||
.word DebugMon_Handler /* 12,Debug Monitor Handler */
|
||||
.word 0 /* Reserved */
|
||||
.word PendSV_Handler /* 14,PendSV Handler */
|
||||
.word SysTick_Handler /* 15,SysTick Handler */
|
||||
/* External Interrupts */
|
||||
.word WWDGT_IRQHandler /* 16,Window Watchdog Timer */
|
||||
.word LVD_IRQHandler /* 17,LVD through EXTI Line detect */
|
||||
.word TAMPER_IRQHandler /* 18,Tamper through EXTI Line detect */
|
||||
.word RTC_IRQHandler /* 19,RTC through EXTI Line */
|
||||
.word FMC_IRQHandler /* 20,FMC */
|
||||
.word RCU_CTC_IRQHandler /* 21,RCU and CTC */
|
||||
.word EXTI0_IRQHandler /* 22,EXTI Line 0 */
|
||||
.word EXTI1_IRQHandler /* 23,EXTI Line 1 */
|
||||
.word EXTI2_IRQHandler /* 24,EXTI Line 2 */
|
||||
.word EXTI3_IRQHandler /* 25,EXTI Line 3 */
|
||||
.word EXTI4_IRQHandler /* 26,EXTI Line 4 */
|
||||
.word DMA0_Channel0_IRQHandler /* 27,DMA0 Channel 0 */
|
||||
.word DMA0_Channel1_IRQHandler /* 28,DMA0 Channel 1 */
|
||||
.word DMA0_Channel2_IRQHandler /* 29,DMA0 Channel 2 */
|
||||
.word DMA0_Channel3_IRQHandler /* 30,DMA0 Channel 3 */
|
||||
.word DMA0_Channel4_IRQHandler /* 31,DMA0 Channel 4 */
|
||||
.word DMA0_Channel5_IRQHandler /* 32,DMA0 Channel 5 */
|
||||
.word DMA0_Channel6_IRQHandler /* 33,DMA0 Channel 6 */
|
||||
.word ADC0_1_IRQHandler /* 34,ADC0 and ADC1 */
|
||||
.word CAN0_TX_IRQHandler /* 35,CAN0 TX */
|
||||
.word CAN0_RX0_IRQHandler /* 36,CAN0 RX0 */
|
||||
.word CAN0_RX1_IRQHandler /* 37,CAN0 RX1 */
|
||||
.word CAN0_EWMC_IRQHandler /* 38,CAN0 EWMC */
|
||||
.word EXTI5_9_IRQHandler /* 39,EXTI5 to EXTI9 */
|
||||
.word TIMER0_BRK_TIMER8_IRQHandler /* 40,TIMER0 Break and TIMER8 */
|
||||
.word TIMER0_UP_TIMER9_IRQHandler /* 41,TIMER0 Update and TIMER9 */
|
||||
.word TIMER0_TRG_CMT_TIMER10_IRQHandler /* 42,TIMER0 Trigger and Commutation and TIMER10 */
|
||||
.word TIMER0_Channel_IRQHandler /* 43,TIMER0 Channel Capture Compare */
|
||||
.word TIMER1_IRQHandler /* 44,TIMER4 */
|
||||
.word TIMER2_IRQHandler /* 45,TIMER2 */
|
||||
.word TIMER3_IRQHandler /* 46,TIMER3 */
|
||||
.word I2C0_EV_IRQHandler /* 47,I2C0 Event */
|
||||
.word I2C0_ER_IRQHandler /* 48,I2C0 Error */
|
||||
.word I2C1_EV_IRQHandler /* 49,I2C1 Event */
|
||||
.word I2C1_ER_IRQHandler /* 50,I2C1 Error */
|
||||
.word SPI0_IRQHandler /* 51,SPI0 */
|
||||
.word SPI1_IRQHandler /* 52,SPI1 */
|
||||
.word USART0_IRQHandler /* 53,USART0 */
|
||||
.word USART1_IRQHandler /* 54,USART1 */
|
||||
.word USART2_IRQHandler /* 55,USART2 */
|
||||
.word EXTI10_15_IRQHandler /* 56,EXTI10 to EXTI15 */
|
||||
.word RTC_Alarm_IRQHandler /* 57,RTC Alarm */
|
||||
.word USBFS_WKUP_IRQHandler /* 58,USBFS Wakeup */
|
||||
.word TIMER7_BRK_TIMER11_IRQHandler /* 59,TIMER7 Break and TIMER11 */
|
||||
.word TIMER7_UP_TIMER12_IRQHandler /* 60:TIMER7 Update and TIMER12 */
|
||||
.word TIMER7_TRG_CMT_TIMER13_IRQHandler /* 61:TIMER7 Trigger and Commutation and TIMER13 */
|
||||
.word TIMER7_Channel_IRQHandler /* 62,TIMER7 Capture Compare */
|
||||
.word 0 /* Reserved */
|
||||
.word EXMC_IRQHandler /* 64,EXMC */
|
||||
.word 0 /* Reserved */
|
||||
.word TIMER4_IRQHandler /* 66,TIMER4 */
|
||||
.word SPI2_IRQHandler /* 67,SPI2 */
|
||||
.word UART3_IRQHandler /* 68,UART3 */
|
||||
.word UART4_IRQHandler /* 69,UART4 */
|
||||
.word TIMER5_IRQHandler /* 70,TIMER5 */
|
||||
.word TIMER6_IRQHandler /* 71,TIMER6 */
|
||||
.word DMA1_Channel0_IRQHandler /* 72,DMA1 Channel0 */
|
||||
.word DMA1_Channel1_IRQHandler /* 73,DMA1 Channel1 */
|
||||
.word DMA1_Channel2_IRQHandler /* 74,DMA1 Channel2 */
|
||||
.word DMA1_Channel3_IRQHandler /* 75,DMA1 Channel3 */
|
||||
.word DMA1_Channel4_IRQHandler /* 76,DMA1 Channel4 */
|
||||
.word ENET_IRQHandler /* 77,Ethernet */
|
||||
.word ENET_WKUP_IRQHandler /* 78,Ethernet Wakeup through EXTI line */
|
||||
.word CAN1_TX_IRQHandler /* 79,CAN1 TX */
|
||||
.word CAN1_RX0_IRQHandler /* 80,CAN1 RX0 */
|
||||
.word CAN1_RX1_IRQHandler /* 81,CAN1 RX1 */
|
||||
.word CAN1_EWMC_IRQHandler /* 82,CAN1 EWMC */
|
||||
.word USBFS_IRQHandler /* 83,USBFS */
|
||||
|
||||
/* dummy Exception Handlers */
|
||||
.weak NMI_Handler
|
||||
.thumb_set NMI_Handler,Default_Handler
|
||||
|
||||
.weak HardFault_Handler
|
||||
.thumb_set HardFault_Handler,Default_Handler
|
||||
|
||||
.weak MemManage_Handler
|
||||
.thumb_set MemManage_Handler,Default_Handler
|
||||
|
||||
.weak BusFault_Handler
|
||||
.thumb_set BusFault_Handler,Default_Handler
|
||||
|
||||
.weak UsageFault_Handler
|
||||
.thumb_set UsageFault_Handler,Default_Handler
|
||||
|
||||
.weak SVC_Handler
|
||||
.thumb_set SVC_Handler,Default_Handler
|
||||
|
||||
.weak DebugMon_Handler
|
||||
.thumb_set DebugMon_Handler,Default_Handler
|
||||
|
||||
.weak PendSV_Handler
|
||||
.thumb_set PendSV_Handler,Default_Handler
|
||||
|
||||
.weak SysTick_Handler
|
||||
.thumb_set SysTick_Handler,Default_Handler
|
||||
|
||||
.weak WWDGT_IRQHandler
|
||||
.thumb_set WWDG_IRQHandler,Default_Handler
|
||||
|
||||
.weak LVD_IRQHandler
|
||||
.thumb_set LVD_IRQHandler,Default_Handler
|
||||
|
||||
.weak TAMPER_IRQHandler
|
||||
.thumb_set TAMPER_IRQHandler,Default_Handler
|
||||
|
||||
.weak RTC_IRQHandler
|
||||
.thumb_set RTC_IRQHandler,Default_Handler
|
||||
|
||||
.weak FMC_IRQHandler
|
||||
.thumb_set FMC_IRQHandler,Default_Handler
|
||||
|
||||
.weak RCU_CTC_IRQHandler
|
||||
.thumb_set RCU_CTC_IRQHandler,Default_Handler
|
||||
|
||||
.weak EXTI0_IRQHandler
|
||||
.thumb_set EXTI0_IRQHandler,Default_Handler
|
||||
|
||||
.weak EXTI1_IRQHandler
|
||||
.thumb_set EXTI1_IRQHandler,Default_Handler
|
||||
|
||||
.weak EXTI2_IRQHandler
|
||||
.thumb_set EXTI2_IRQHandler,Default_Handler
|
||||
|
||||
.weak EXTI3_IRQHandler
|
||||
.thumb_set EXTI3_IRQHandler,Default_Handler
|
||||
|
||||
.weak EXTI4_IRQHandler
|
||||
.thumb_set EXTI4_IRQHandler,Default_Handler
|
||||
|
||||
.weak DMA0_Channel0_IRQHandler
|
||||
.thumb_set DMA0_Channel0_IRQHandler,Default_Handler
|
||||
|
||||
.weak DMA0_Channel1_IRQHandler
|
||||
.thumb_set DMA0_Channel1_IRQHandler,Default_Handler
|
||||
|
||||
.weak DMA0_Channel2_IRQHandler
|
||||
.thumb_set DMA0_Channel2_IRQHandler,Default_Handler
|
||||
|
||||
.weak DMA0_Channel3_IRQHandler
|
||||
.thumb_set DMA0_Channel3_IRQHandler,Default_Handler
|
||||
|
||||
.weak DMA0_Channel4_IRQHandler
|
||||
.thumb_set DMA0_Channel4_IRQHandler,Default_Handler
|
||||
|
||||
.weak DMA0_Channel5_IRQHandler
|
||||
.thumb_set DMA0_Channel5_IRQHandler,Default_Handler
|
||||
|
||||
.weak DMA0_Channel6_IRQHandler
|
||||
.thumb_set DMA0_Channel6_IRQHandler,Default_Handler
|
||||
|
||||
.weak ADC0_1_IRQHandler
|
||||
.thumb_set ADC0_1_IRQHandler,Default_Handler
|
||||
|
||||
.weak CAN0_TX_IRQHandler
|
||||
.thumb_set CAN0_TX_IRQHandler,Default_Handler
|
||||
|
||||
.weak CAN0_RX0_IRQHandler
|
||||
.thumb_set CAN0_RX0_IRQHandler,Default_Handler
|
||||
|
||||
.weak CAN0_RX1_IRQHandler
|
||||
.thumb_set CAN0_RX1_IRQHandler,Default_Handler
|
||||
|
||||
.weak CAN0_EWMC_IRQHandler
|
||||
.thumb_set CAN0_EWMC_IRQHandler,Default_Handler
|
||||
|
||||
.weak EXTI5_9_IRQHandler
|
||||
.thumb_set EXTI5_9_IRQHandler,Default_Handler
|
||||
|
||||
.weak TIMER0_BRK_TIMER8_IRQHandler
|
||||
.thumb_set TIMER0_BRK_TIMER8_IRQHandler,Default_Handler
|
||||
|
||||
.weak TIMER0_UP_TIMER9_IRQHandler
|
||||
.thumb_set TIMER0_UP_TIMER9_IRQHandler,Default_Handler
|
||||
|
||||
.weak TIMER0_TRG_CMT_TIMER10_IRQHandler
|
||||
.thumb_set TIMER0_TRG_CMT_TIMER10_IRQHandler,Default_Handler
|
||||
|
||||
.weak TIMER0_Channel_IRQHandler
|
||||
.thumb_set TIMER0_Channel_IRQHandler,Default_Handler
|
||||
|
||||
.weak TIMER1_IRQHandler
|
||||
.thumb_set TIMER1_IRQHandler,Default_Handler
|
||||
|
||||
.weak TIMER2_IRQHandler
|
||||
.thumb_set TIMER2_IRQHandler,Default_Handler
|
||||
|
||||
.weak TIMER3_IRQHandler
|
||||
.thumb_set TIMER3_IRQHandler,Default_Handler
|
||||
|
||||
.weak I2C0_EV_IRQHandler
|
||||
.thumb_set I2C0_EV_IRQHandler,Default_Handler
|
||||
|
||||
.weak I2C0_ER_IRQHandler
|
||||
.thumb_set I2C0_ER_IRQHandler,Default_Handler
|
||||
|
||||
.weak I2C1_EV_IRQHandler
|
||||
.thumb_set I2C1_EV_IRQHandler,Default_Handler
|
||||
|
||||
.weak I2C1_ER_IRQHandler
|
||||
.thumb_set I2C1_ER_IRQHandler,Default_Handler
|
||||
|
||||
.weak SPI0_IRQHandler
|
||||
.thumb_set SPI0_IRQHandler,Default_Handler
|
||||
|
||||
.weak SPI1_IRQHandler
|
||||
.thumb_set SPI1_IRQHandler,Default_Handler
|
||||
|
||||
.weak USART0_IRQHandler
|
||||
.thumb_set USART0_IRQHandler,Default_Handler
|
||||
|
||||
.weak USART1_IRQHandler
|
||||
.thumb_set USART1_IRQHandler,Default_Handler
|
||||
|
||||
.weak USART2_IRQHandler
|
||||
.thumb_set USART2_IRQHandler,Default_Handler
|
||||
|
||||
.weak EXTI10_15_IRQHandler
|
||||
.thumb_set EXTI10_15_IRQHandler,Default_Handler
|
||||
|
||||
.weak RTC_Alarm_IRQHandler
|
||||
.thumb_set RTC_Alarm_IRQHandler,Default_Handler
|
||||
|
||||
.weak USBFS_WKUP_IRQHandler
|
||||
.thumb_set USBFS_WKUP_IRQHandler,Default_Handler
|
||||
|
||||
.weak TIMER7_BRK_TIMER11_IRQHandler
|
||||
.thumb_set TIMER7_BRK_TIMER11_IRQHandler,Default_Handler
|
||||
|
||||
.weak TIMER7_UP_TIMER12_IRQHandler
|
||||
.thumb_set TIMER7_UP_TIMER12_IRQHandler,Default_Handler
|
||||
|
||||
.weak TIMER7_TRG_CMT_TIMER13_IRQHandler
|
||||
.thumb_set TIMER7_TRG_CMT_TIMER13_IRQHandler,Default_Handler
|
||||
|
||||
.weak TIMER7_Channel_IRQHandler
|
||||
.thumb_set TIMER7_Channel_IRQHandler,Default_Handler
|
||||
|
||||
.weak EXMC_IRQHandler
|
||||
.thumb_set EXMC_IRQHandler,Default_Handler
|
||||
|
||||
.weak TIMER4_IRQHandler
|
||||
.thumb_set TIMER4_IRQHandler,Default_Handler
|
||||
|
||||
.weak SPI2_IRQHandler
|
||||
.thumb_set SPI2_IRQHandler,Default_Handler
|
||||
|
||||
.weak UART3_IRQHandler
|
||||
.thumb_set UART3_IRQHandler,Default_Handler
|
||||
|
||||
.weak UART4_IRQHandler
|
||||
.thumb_set UART4_IRQHandler,Default_Handler
|
||||
|
||||
.weak TIMER5_IRQHandler
|
||||
.thumb_set TIMER5_IRQHandler,Default_Handler
|
||||
|
||||
.weak TIMER6_IRQHandler
|
||||
.thumb_set TIMER6_IRQHandler,Default_Handler
|
||||
|
||||
.weak DMA1_Channel0_IRQHandler
|
||||
.thumb_set DMA1_Channel0_IRQHandler,Default_Handler
|
||||
|
||||
.weak DMA1_Channel1_IRQHandler
|
||||
.thumb_set DMA1_Channel1_IRQHandler,Default_Handler
|
||||
|
||||
.weak DMA1_Channel2_IRQHandler
|
||||
.thumb_set DMA1_Channel2_IRQHandler,Default_Handler
|
||||
|
||||
.weak DMA1_Channel3_IRQHandler
|
||||
.thumb_set DMA1_Channel3_IRQHandler,Default_Handler
|
||||
|
||||
.weak DMA1_Channel4_IRQHandler
|
||||
.thumb_set DMA1_Channel4_IRQHandler,Default_Handler
|
||||
|
||||
.weak ENET_IRQHandler
|
||||
.thumb_set ENET_IRQHandler,Default_Handler
|
||||
|
||||
.weak ENET_WKUP_IRQHandler
|
||||
.thumb_set ENET_WKUP_IRQHandler,Default_Handler
|
||||
|
||||
.weak CAN1_TX_IRQHandler
|
||||
.thumb_set CAN1_TX_IRQHandler,Default_Handler
|
||||
|
||||
.weak CAN1_RX0_IRQHandler
|
||||
.thumb_set CAN1_RX0_IRQHandler,Default_Handler
|
||||
|
||||
.weak CAN1_RX1_IRQHandler
|
||||
.thumb_set CAN1_RX1_IRQHandler,Default_Handler
|
||||
|
||||
.weak CAN1_EWMC_IRQHandler
|
||||
.thumb_set CAN1_EWMC_IRQHandler,Default_Handler
|
||||
|
||||
.weak USBFS_IRQHandler
|
||||
.thumb_set USBFS_IRQHandler,Default_Handler
|
Loading…
Reference in New Issue