2013-06-10 14:44:08 +00:00
|
|
|
/* mbed Microcontroller Library
|
|
|
|
* Copyright (c) 2006-2013 ARM Limited
|
|
|
|
*
|
|
|
|
* Licensed under the Apache License, Version 2.0 (the "License");
|
|
|
|
* you may not use this file except in compliance with the License.
|
|
|
|
* You may obtain a copy of the License at
|
|
|
|
*
|
|
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
*
|
|
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
|
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
|
|
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
|
|
* See the License for the specific language governing permissions and
|
|
|
|
* limitations under the License.
|
|
|
|
*/
|
|
|
|
#include <stddef.h>
|
|
|
|
#include "us_ticker_api.h"
|
|
|
|
#include "PeripheralNames.h"
|
|
|
|
|
2018-05-17 17:19:14 +00:00
|
|
|
const ticker_info_t* us_ticker_get_info()
|
|
|
|
{
|
|
|
|
static const ticker_info_t info = {
|
|
|
|
1000000, // 1 MHz
|
|
|
|
32 // 32 bit counter
|
|
|
|
};
|
|
|
|
return &info;
|
|
|
|
}
|
|
|
|
|
|
|
|
static bool us_ticker_inited = false;
|
|
|
|
|
2018-09-13 12:57:13 +00:00
|
|
|
#if MBED_CONF_TARGET_US_TICKER_TIMER == 0
|
|
|
|
#define US_TICKER_TIMER ((LPC_TIM_TypeDef *)LPC_TIM0_BASE)
|
|
|
|
#define US_TICKER_TIMER_IRQn TIMER0_IRQn
|
|
|
|
#elif MBED_CONF_TARGET_US_TICKER_TIMER == 1
|
|
|
|
#define US_TICKER_TIMER ((LPC_TIM_TypeDef *)LPC_TIM1_BASE)
|
|
|
|
#define US_TICKER_TIMER_IRQn TIMER1_IRQn
|
2018-09-13 15:35:47 +00:00
|
|
|
#elif MBED_CONF_TARGET_US_TICKER_TIMER == 2
|
2018-09-13 12:57:13 +00:00
|
|
|
#define US_TICKER_TIMER ((LPC_TIM_TypeDef *)LPC_TIM2_BASE)
|
|
|
|
#define US_TICKER_TIMER_IRQn TIMER2_IRQn
|
|
|
|
#else
|
2013-06-10 14:44:08 +00:00
|
|
|
#define US_TICKER_TIMER ((LPC_TIM_TypeDef *)LPC_TIM3_BASE)
|
|
|
|
#define US_TICKER_TIMER_IRQn TIMER3_IRQn
|
2018-09-13 12:57:13 +00:00
|
|
|
#endif
|
2013-06-10 14:44:08 +00:00
|
|
|
|
|
|
|
void us_ticker_init(void) {
|
2018-05-17 17:19:14 +00:00
|
|
|
if (us_ticker_inited) {
|
|
|
|
/* calling init again should cancel current interrupt */
|
|
|
|
us_ticker_disable_interrupt();
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
us_ticker_inited = true;
|
|
|
|
|
2013-06-10 14:44:08 +00:00
|
|
|
LPC_SC->PCONP |= 1 << 23; // Clock TIMER_3
|
2018-05-17 17:19:14 +00:00
|
|
|
|
2013-06-10 14:44:08 +00:00
|
|
|
US_TICKER_TIMER->CTCR = 0x0; // timer mode
|
|
|
|
uint32_t PCLK = SystemCoreClock / 4;
|
2018-05-17 17:19:14 +00:00
|
|
|
|
2013-06-10 14:44:08 +00:00
|
|
|
US_TICKER_TIMER->TCR = 0x2; // reset
|
2018-05-17 17:19:14 +00:00
|
|
|
|
2013-06-10 14:44:08 +00:00
|
|
|
uint32_t prescale = PCLK / 1000000; // default to 1MHz (1 us ticks)
|
|
|
|
US_TICKER_TIMER->PR = prescale - 1;
|
|
|
|
US_TICKER_TIMER->TCR = 1; // enable = 1, reset = 0
|
2018-05-17 17:19:14 +00:00
|
|
|
|
2013-06-10 14:44:08 +00:00
|
|
|
NVIC_SetVector(US_TICKER_TIMER_IRQn, (uint32_t)us_ticker_irq_handler);
|
|
|
|
NVIC_EnableIRQ(US_TICKER_TIMER_IRQn);
|
|
|
|
}
|
|
|
|
|
|
|
|
uint32_t us_ticker_read() {
|
|
|
|
return US_TICKER_TIMER->TC;
|
|
|
|
}
|
|
|
|
|
2014-08-21 10:48:02 +00:00
|
|
|
void us_ticker_set_interrupt(timestamp_t timestamp) {
|
2013-06-10 14:44:08 +00:00
|
|
|
// set match value
|
2014-08-21 10:48:02 +00:00
|
|
|
US_TICKER_TIMER->MR0 = (uint32_t)timestamp;
|
2013-06-10 14:44:08 +00:00
|
|
|
// enable match interrupt
|
|
|
|
US_TICKER_TIMER->MCR |= 1;
|
|
|
|
}
|
|
|
|
|
Ticker: add fire interrupt now function
fire_interrupt function should be used for events in the past. As we have now
64bit timestamp, we can figure out what is in the past, and ask a target to invoke
an interrupt immediately. The previous attemps in the target HAL tickers were not ideal, as it can wrap around easily (16 or 32 bit counters). This new
functionality should solve this problem.
set_interrupt for tickers in HAL code should not handle anything but the next match interrupt. If it was in the past is handled by the upper layer.
It is possible that we are setting next event to the close future, so once it is set it is already in the past. Therefore we add a check after set interrupt to verify it is in future.
If it is not, we fire interrupt immediately. This results in
two events - first one immediate, correct one. The second one might be scheduled in far future (almost entire ticker range),
that should be discarded.
The specification for the fire_interrupts are:
- should set pending bit for the ticker interrupt (as soon as possible),
the event we are scheduling is already in the past, and we do not want to skip
any events
- no arguments are provided, neither return value, not needed
- ticker should be initialized prior calling this function (no need to check if it is already initialized)
All our targets provide this new functionality, removing old misleading if (timestamp is in the past) checks.
2017-06-27 11:18:59 +00:00
|
|
|
void us_ticker_fire_interrupt(void)
|
|
|
|
{
|
|
|
|
NVIC_SetPendingIRQ(US_TICKER_TIMER_IRQn);
|
|
|
|
}
|
|
|
|
|
2013-06-10 14:44:08 +00:00
|
|
|
void us_ticker_disable_interrupt(void) {
|
|
|
|
US_TICKER_TIMER->MCR &= ~1;
|
|
|
|
}
|
|
|
|
|
|
|
|
void us_ticker_clear_interrupt(void) {
|
|
|
|
US_TICKER_TIMER->IR = 1;
|
|
|
|
}
|
2018-07-25 06:40:30 +00:00
|
|
|
|
|
|
|
void us_ticker_free(void)
|
|
|
|
{
|
2018-07-20 06:58:11 +00:00
|
|
|
US_TICKER_TIMER->TCR = 0;
|
2018-07-25 06:40:30 +00:00
|
|
|
|
2018-07-20 06:58:11 +00:00
|
|
|
US_TICKER_TIMER->MCR &= ~1;
|
|
|
|
NVIC_DisableIRQ(US_TICKER_TIMER_IRQn);
|
2018-07-25 06:40:30 +00:00
|
|
|
}
|